Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2005-03-15
2005-03-15
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C711S106000, C711S168000, C365S233100, C365S230030
Reexamination Certificate
active
06868474
ABSTRACT:
A memory device includes an interconnect with mask pins and a memory core for storing data. A memory interface circuit is connected between the interconnect and the memory core. The memory interface circuit selectively processes write mask data from the mask pins or precharge instruction signals from the mask pins.
REFERENCES:
patent: 5483640 (1996-01-01), Isfeld et al.
patent: 5508960 (1996-04-01), Pinkham
patent: 5659515 (1997-08-01), Matsuo et al.
patent: 5774409 (1998-06-01), Yamazaki et al.
patent: 5778419 (1998-07-01), Hansen et al.
patent: 5781918 (1998-07-01), Lieberman et al.
patent: 5805873 (1998-09-01), Roy
patent: 5886948 (1999-03-01), Ryan
patent: 5970019 (1999-10-01), Suzuki et al.
patent: 6006290 (1999-12-01), Suh
patent: 6065092 (2000-05-01), Roy
patent: 6226723 (2001-05-01), Gustavson et al.
patent: 6321316 (2001-11-01), Manning
patent: 6570873 (2003-05-01), Isoyama et al.
patent: 6757779 (2004-06-01), Nataraj et al.
Steven A. Przybylski, “New DRAM Technologies, A Comprehensive Analysis of the New Architectures,” pp. iii-iv, 19-21, 38-58, 77-203 (MicroDesign Resource 1994).
TMS626402, “2097 152?Word by Bank Synchronous Dynamic Random?Access Memory,” Texas Instruments, 1994, pp. 5?3?5?23.
“Architectural Overview,” Rambus, Inc 992, pp. 1-24.
“MT4LC4M4E9 (S) 4 MEG X DRAM,” Micron Semiconductor, In., 1994, pp. 1-183/1-196.
“M5M4V16807ATP-10, 12-, -15 Target Spec. (Rev. 0.3),” Mitsubishi Electric, May 7, 1993, pp. 1-36.
Abhyankar Abhijit M.
Barth Richard M.
Davis Paul G.
Gasbarro James A.
Hampel Craig E.
Bataille Pierre-Michel
Morgan & Lewis & Bockius, LLP
Rambus Inc.
LandOfFree
High performance cost optimized memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance cost optimized memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance cost optimized memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3380631