Active solid-state devices (e.g. – transistors – solid-state diode – Non-single crystal – or recrystallized – semiconductor... – Non-single crystal – or recrystallized – material with...
Reexamination Certificate
2006-05-09
2006-05-09
Quach, T. N. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Non-single crystal, or recrystallized, semiconductor...
Non-single crystal, or recrystallized, material with...
C257S074000, C257S255000, C257S350000, C257S627000
Reexamination Certificate
active
07042009
ABSTRACT:
A high mobility semiconductor assembly. In one exemplary aspect, the high mobility semiconductor assembly includes a first substrate having a first reference orientation located at a <110> crystal plane location on the first substrate and a second substrate formed on top of the first substrate. The second substrate has a second reference orientation located at a <100> crystal plane location on the second substrate, wherein the first reference orientation is aligned with the second reference orientation. In another exemplary aspect, the second substrate has a second reference orientation located at a <110> crystal plane location on the second substrate, wherein the second substrate is formed over the first substrate with the second reference orientation being offset to the first reference orientation by about 45 degrees.
REFERENCES:
patent: 5124777 (1992-06-01), Lee
patent: 5346839 (1994-09-01), Sundaresan
patent: 5545586 (1996-08-01), Koh
patent: 5563077 (1996-10-01), Ha
patent: 5578513 (1996-11-01), Maegawa
patent: 5658806 (1997-08-01), Lin et al.
patent: 5701016 (1997-12-01), Burroughes et al.
patent: 5716879 (1998-02-01), Choi et al.
patent: 6376317 (2002-04-01), Forbes et al.
patent: 6413802 (2002-07-01), Hu et al.
patent: 6475869 (2002-11-01), Yu
patent: 6483156 (2002-11-01), Adkisson et al.
patent: 6525403 (2003-02-01), Inaba et al.
patent: 6562665 (2003-05-01), Yu
patent: 6611029 (2003-08-01), Ahmed et al.
patent: 6645797 (2003-11-01), Buynoski et al.
patent: 6680240 (2004-01-01), Maszara
patent: 6709982 (2004-03-01), Buynoski et al.
patent: 6716684 (2004-04-01), Krivokapic et al.
patent: 6730964 (2004-05-01), Horiuchi
patent: 6756657 (2004-06-01), Zhang et al.
patent: 6884154 (2005-04-01), Mizushima et al.
patent: 2002/0011612 (2002-01-01), Hieda
patent: 2002/0036290 (2002-03-01), Inaba et al.
patent: 2002/0081794 (2002-06-01), Ito
patent: 2002/0167007 (2002-11-01), Yamazaki et al.
patent: 2003/0057485 (2003-03-01), Gambino et al.
patent: 2003/0085194 (2003-05-01), Hopkins
patent: 2003/0102497 (2003-06-01), Fried et al.
patent: 2004/0119100 (2004-06-01), Nowak et al.
patent: 2004/0256647 (2004-12-01), Lee et al.
patent: 2005/0118790 (2005-06-01), Lee et al.
patent: 2005/0224797 (2005-10-01), Ko et al.
patent: 0 623 963 (1994-11-01), None
patent: 1 202 335 (2002-05-01), None
patent: 1 566 844 (2005-08-01), None
patent: 2003 298051 (2003-10-01), None
patent: WO 02/43151 (2002-05-01), None
PCT Int'l Search Report for Int'l. Application No. PCT/US2005/020339, Filing Date, Jun. 9, 2005, mailed Oct. 4, 2005. (6 pages).
T. Park, et al., Fabrication of Body-Tied FinFETs (Omega MOSFETs) Using Bulk Si Wafers. [This work was in part supported by Tera Level Nanodevices Project of MOST in 2002] (2 pages).
Chang, S.T, et al.: “3-D Simulation of Strained S/SiGe heterojunction FinFets”, Semiconductor Device Research Symposium, 2003 International Dec. 10-12, 2003. Piscataway, NJ, USA, IEEE, Dec. 2003, pp. 176-177.
Burenkov, A, et al.: “Corner effect in Double and Triple Gate FinFETs”, European Solid-State Device Research 2003, 33rdConference on. ESSDERC ,Sep. 16, 2003 pp. 135-138.
PCT International Search Report for PCT Application No. PCT/US 2005/010505. Mailed on Aug. 8, 2005. (24 pages).
V. Subramanian et al., “A Bulk-Si-Compatible Ultrathin-body SOI Technology for Sub-100m MOSFETS” Proceeding of the 57th Annual Device Research Conference, pp. 28-29 (1999).
Hisamoto et al., “A Folded-channel MOSFET for Deepsub-tenth Micron Era”, 1998 IEEE International Electron Device Meeting Technical Digest, pp 1032-1034 (1998).
Huang et al., “Sub 50-nm FinFET: PMOS”, 1999 IEEE International Electron Device Meeting Technical Digest, pp 67-70 (1999).
Auth et al., “Vertical, Fully-Depleted, Surroundings Gate MOSFETS On sub-0.1um Thick Silicon Pillars”, 1996 54th Annual Device Research Conference Digest, pp 108-109 (1996).
Hisamoto et al., “A Fully Depleted Lean-Channel Transistor (DELTA)—A Novel Vertical Ultrathin SOI MOSFET”, IEEE Electron Device Letters, V. 11(1), pp36-38 (1990).
Jong-Tae Park et al., “Pi-Gate SOI MOSFET” IEEE Electron Device Letters, vol. 22, No. 8, Aug. 2001, pp. 405-406.
Hisamoto, Digh et al. “FinFET—A Self-Aligned Double-Gate MOSFET Scalable to 20 nm”, IEEE Transactions on Electron Devices, vol. 47, No. 12, Dec. 2000, pp. 2320-2325.
International Search Report PCT/US 03/26242.
International Search Report PCT/US 03/39727.
International Search Report PCT/US 03/40320.
Chau Robert S.
Doyle Brian
Dutta Suman
Shaheen Mohamad A.
Tolchinsky Peter
LandOfFree
High mobility tri-gate devices and methods of fabrication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High mobility tri-gate devices and methods of fabrication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High mobility tri-gate devices and methods of fabrication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3525623