Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2002-01-30
2003-09-23
Thomas, Tom (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S347000, C257S354000, C257S368000, C257S396000, C438S149000, C438S164000, C438S479000, C438S517000
Reexamination Certificate
active
06624478
ABSTRACT:
BACKGROUND OF THE INVENTION
Technical Field
The present invention relates generally to the field of semiconductor manufacturing and, more specifically, to a method for high mobility field effect transistors.
The need to remain cost and performance competitive in the production of semiconductor devices has caused continually increasing device density in integrated circuits. To facilitate the increase in device density, new technologies are constantly needed to allow the feature size of these semiconductor devices to be reduced.
The push for ever increasing device densities is particularly strong in CMOS technologies, such as the in the design and fabrication of field effect transistors (FETs). FETs are used in almost all types of integrated circuit design (i.e., microprocessors, memory, etc.) As device densities are increased, concomitant increases in electric fields result in decreased electron and hole mobility, in conflict with the desire for increased switching speed of the FETs.
Thus, there is a need for improved device structures and methods of fabrications that provide for high performance devices without negative impacts to device density.
BRIEF SUMMARY OF THE INVENTION
In a first aspect, the invention comprises a method of forming a semiconductor substrate, the method comprising the steps of providing a semiconductor wafer, the semiconductor wafer having an SOI layer and a buried insulator layer; patterning the semiconductor wafer to define at least a first SOI island and a second SOI island, the patterning forming a trench between first SOI island and the second SOI island; straining the first and second SOI islands; and forming a conductive bridge in the trench.
In a second aspect, the invention comprises an island of strained semiconductor material, the island having a top, sides and a bottom; a non-insulative material adjacent at least one of the sides of the island, the non-insulating material having a top; and a layer of conductive material overlaying a portion of the top of the island and a portion of the non-insulative material, and reacting therewith to form a conductive reaction product.
The present invention thus provides a device design and method for forming Field Effect Transistors (FETs) that have improved performance without negative impacts to device density. The present invention forms high-gain p-channel transistors by forming them on silicon islands where hole mobility has been increased. The hole mobility is increased by applying physical straining to the silicon islands. By straining the silicon islands, the hole mobility is increased resulting in increased device gain. This is accomplished without requiring an increase in the size of the devices, or the size of the contacts to the devices.
REFERENCES:
patent: 3514845 (1970-06-01), Legat et al.
patent: 3600651 (1971-08-01), Duncan
patent: 4508579 (1985-04-01), Goth et al.
patent: 4688073 (1987-08-01), Goth et al.
patent: 4743565 (1988-05-01), Goth et al.
patent: 5031007 (1991-07-01), Chaffin et al.
patent: 6274907 (2001-08-01), Nakagawa
patent: 6274913 (2001-08-01), Bringham et al.
Anderson Brent A.
Baie Xavier
Mann Randy W.
Nowak Edward J.
Rankin Jed H.
Chadurjian Mark F.
Im Junghwa
Schmeiser Olsen & Watts
Thomas Tom
LandOfFree
High mobility transistors in SOI and method for forming does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High mobility transistors in SOI and method for forming, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High mobility transistors in SOI and method for forming will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3088746