Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-02
2005-08-02
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
06925628
ABSTRACT:
A high-level synthesis method of the present invention includes: generating a CDFG (Control Data Flow Graph) based an input file describing a behavior of a digital circuit; allocating each node of the CDFG generated in the CDFG generation, expressing contents of processing, to a time synchronized with a clock called a Step, based on the CDFG and a constraint condition of the digital circuit described in a constraint file, thereby scheduling the CDFG; generating allocation information representing how resources for constituting the digital circuit are allocated to respective nodes of the CDFG scheduled in the scheduling, based on resource-level layout information representing a layout of the resources, and circuit information representing a connecting relationship between the resources; and outputting the circuit information generated in the allocation and circuit information generation.
REFERENCES:
patent: 6360355 (2002-03-01), Nishida et al.
patent: 6438739 (2002-08-01), Yamada
patent: 6449763 (2002-09-01), Yamada et al.
patent: 6604232 (2003-08-01), Okada et al.
patent: 6728945 (2004-04-01), Wang
patent: 2001/0016936 (2001-08-01), Okada et al.
patent: 2002/0026305 (2002-02-01), Boca et al.
patent: 2001-229217 (2001-08-01), None
Kaneko. M., et al., “Assignment Based Approach to High Level Synthesis for NetRelevant Dsign Criteria”, in Technical Report of IEICE., VID 98-147, ICD98-293(Mar. 1999), The Institute of Electronics, Information and Communication Engineers., pp 49-56.
Hattori Dai
Kurokawa Keiichi
Ogawa Osamu
Hamre Schumann Mueller & Larson P.C.
Tat Binh
Whitmore Stacy A.
LandOfFree
High-level synthesis method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-level synthesis method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-level synthesis method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3443503