Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-01-30
2007-01-30
Auve, Glenn A. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S315000, C710S058000, C710S060000, C710S061000, C365S189011
Reexamination Certificate
active
10962321
ABSTRACT:
A hard disk controller having a latency-independent interface comprises a data gate circuit that transmits a data gate signal. A data circuit transmits or receives data under control of the data gate signal. A media gate circuit transmits a media gate signal. A mode selection circuit transmits mode selection information under control of the media gate signal, wherein said data gate signal controls the transfer of data between the hard disk controller and a read/write channel in accordance with the media gate signal.
REFERENCES:
patent: 3571806 (1971-03-01), Makie et al.
patent: 4607348 (1986-08-01), Sheth
patent: 4779196 (1988-10-01), Manga
patent: 5133060 (1992-07-01), Weber et al.
patent: 5218686 (1993-06-01), Thayer
patent: 5228129 (1993-07-01), Bryant et al.
patent: 5235683 (1993-08-01), Dahlerud
patent: 5264958 (1993-11-01), Johnson
patent: 5274772 (1993-12-01), Dunn et al.
patent: 5339395 (1994-08-01), Pickett et al.
patent: 5444857 (1995-08-01), Rowland
patent: 5544334 (1996-08-01), Noll
patent: 5555380 (1996-09-01), Suzuki
patent: 5564027 (1996-10-01), Bui et al.
patent: 5568470 (1996-10-01), Ben-Nun et al.
patent: 5592632 (1997-01-01), Leung et al.
patent: 5613136 (1997-03-01), Casavant et al.
patent: 5652848 (1997-07-01), Bui et al.
patent: 5675829 (1997-10-01), Oskouy et al.
patent: 5694614 (1997-12-01), Bennett
patent: 5758191 (1998-05-01), Kasebayashi et al.
patent: 5802554 (1998-09-01), Caceres et al.
patent: 5838934 (1998-11-01), Boutaud et al.
patent: 5920709 (1999-07-01), Hartung et al.
patent: 6009549 (1999-12-01), Bliss et al.
patent: 6088754 (2000-07-01), Chapman
patent: 6272589 (2001-08-01), Aoki
patent: 6301633 (2001-10-01), Chapman
patent: 6393506 (2002-05-01), Kenny
patent: 6407913 (2002-06-01), Peachey et al.
patent: 6513105 (2003-01-01), Pontius
patent: 6519667 (2003-02-01), Kondo et al.
patent: 6539439 (2003-03-01), Nguyen et al.
patent: 6636906 (2003-10-01), Sharma et al.
patent: 6757698 (2004-06-01), McBride et al.
patent: 6871251 (2005-03-01), Azimi
T. Chelcea, “A Low-Latency FIFO for Mixed-Clock Systems”, Department of Computer Science, Columbia University.
Hans-Peter Messmer, “The Indispensable PC Hardware Book”, 1995, Addison-Wesley Publishers, Ltd., 2ndEd., pp. 1072-1077.
Lee, ChangHwan, “IEEE Standard 1394 Serila Bus”, 1998, Pusan National University.
Auve Glenn A.
King Justin I.
Marvell International Ltd.
LandOfFree
High latency interface between hardware components does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High latency interface between hardware components, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High latency interface between hardware components will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3770622