Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2005-05-24
2005-05-24
Beausoliel, Robert (Department: 2113)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S005110, C714S049000, C714S054000
Reexamination Certificate
active
06898738
ABSTRACT:
Cache memory, and thus computer system, reliability is increased by duplicating cache tag entries. Each cache tag has a primary entry and a duplicate entry. Then, when cache tags are associatively searched, both the primary and the duplicate entry are compared to the search value. At the same time, they are also parity checked and compared against each other. If a match is made on either the primary entry or the duplicate entry, and that entry does not have a parity error, a cache “hit” is indicated. All single bit cache tag parity errors are detected and compensated for. Almost all multiple bit cache tag parity errors are detected.
REFERENCES:
patent: 4945512 (1990-07-01), DeKarske et al.
patent: 5479641 (1995-12-01), Nadir et al.
patent: 5729677 (1998-03-01), Wu et al.
patent: 5867511 (1999-02-01), Arimilli et al.
patent: 5916314 (1999-06-01), Berg et al.
patent: 6240532 (2001-05-01), Cho
patent: 6681299 (2004-01-01), Shimamura et al.
patent: 6708294 (2004-03-01), Nakao et al.
Ryan Charles P.
Schuerich Stephen A.
Shelly William A.
Beausoliel Robert
Bull HN Information Systems Inc.
Hayden Bruce E.
Phillips James H.
Wilson Yolanda L
LandOfFree
High integrity cache directory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High integrity cache directory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High integrity cache directory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3408481