Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-03-10
1998-08-18
Palys, Joseph
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
39518321, 711216, G06F 1100
Patent
active
057969396
ABSTRACT:
In a computer system, an apparatus is configured to collect performance data of a computer system including a plurality of processors for concurrently executing instructions of a program. A plurality of performance counters are coupled to each processor. The performance counters store performance data generated by each processor while executing the instructions. An interrupt handler executes on each processors, the interrupt handler samples the performance data of the processor in response to interrupts. A first memory includes a hash table associated with each interrupt handler, the hash table stores the performance data sampled by the interrupt handler executing on the processor. A second memory includes an overflow buffer, the overflow buffer stores the performance data while portions of the hash tables are active or full. A third memory includes a user buffer, and means are provided for periodically flushing the performance data from the hash tables and the overflow to the user buffer.
REFERENCES:
patent: 5151981 (1992-09-01), Westcott et al.
patent: 5193179 (1993-03-01), Laprade et al.
patent: 5537541 (1996-07-01), Wibecan
patent: 5557548 (1996-09-01), Gover et al.
patent: 5564015 (1996-10-01), Bunnell
patent: 5642478 (1997-06-01), Chen et al.
patent: 5651112 (1997-07-01), Matsuno et al.
patent: 5675729 (1997-10-01), Mehring
patent: 5748855 (1998-05-01), Levine et al.
"Guide to IPROBE, Installing and Using," CSG Performance Group, Tools Group, Nov. 1994, Digital Equipment Corp.
"Performance Analysis Using the MIPS R10000 Performance Counters," Zagha et al., Silicon Graphics Inc., Mountain View, Calif.
"The Program Structure Tree: Computing Control Regions in Linear Time," Johnson et al., Dept. of Computer Science, Cornell Univ., SIGPLAN 94-6/94 Orlando, Florida, copyright 1994 ACM 0-89791-662-x/940006.
Berc Lance M.
Ghemawat Sanjay
Henzinger Monika H.
Sites Richard L.
Waldspurger Carl A
Brinkman Dirk
Digital Equipment Corporation
Palys Joseph
LandOfFree
High frequency sampling of processor performance counters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High frequency sampling of processor performance counters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High frequency sampling of processor performance counters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1124014