Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2006-11-07
2006-11-07
Kim, Kevin (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C327S119000, C327S122000
Reexamination Certificate
active
07133484
ABSTRACT:
A high-frequency clock generator with low power consumption is made up of a single phase-locked loop and a serially-connected sampling circuit coupled thereto. The phase-locked loop includes a voltage-controlled oscillator which is configured to provide multiple low-frequency oscillating clock signals each of which has the same frequency but with different phases. The sampling circuit includes at least one stage of sampler, and each stage of sampler includes at least one sampling unit. The sampling circuit samples the low-frequency oscillating clock signals with different phase, in order to generate a clock signal with a frequency being 2ntimes as the frequency of the low-frequency oscillating clock signals generated by the phase-locked loop, and where n is the number of stages of the sampler in the sampling circuit.
REFERENCES:
patent: 6008676 (1999-12-01), Lee et al.
patent: 6388492 (2002-05-01), Miura et al.
Kim Kevin
VIA Technologies Inc.
LandOfFree
High-frequency clock generator with low power consumption does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-frequency clock generator with low power consumption, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-frequency clock generator with low power consumption will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3637667