Patent
1985-03-01
1986-06-03
Clawson, Jr., Joseph E.
357 4, 357 16, 357 55, 357 58, 357 89, H01L 2980
Patent
active
045933014
ABSTRACT:
In order to make IC comprising high electron mobility semiconductor device, it is necessary to make the carrier in channel layer not to loose its high mobility by thermal treatment in the IC fabrication process. It has been found that the mobility of two dimensional electron gas (2DEG) is lost by scattering of ionized impurity diffused from doped layer into spacer layer which separates the 2DEG in channel layer from the doped layer. So another spacer (second spacer) is inserted between the spacer (first spacer) and the doped layer to prevent the diffusion of impurity. Proposed multilayered structure is as follows. A channel layer made of i-GaAs is formed on a high resistivity GaAs substrate. Upon which a first spacer layer (prior art) of undoped Al.sub.x Ga.sub.1-x As is formed, over which the second spacer layer of i-GaAs is formed, then over which the doped layer of n-Al.sub.x Ga.sub.1-x As is formed. The thickness of the second spacer layer is approximately 20 .ANG., and that of the first spacer is approximately 40 .ANG.. Applying such structure to the high electron mobility transistor, it could bear the heat treatment of 750.degree. C. 10 min. and more that 950.degree. C. 10 sec. annealing.
REFERENCES:
patent: 4163237 (1979-07-01), Dingle et al.
Inata Tsuguo
Sasa Shigehiko
Clawson Jr. Joseph E.
Fujitsu Limited
LandOfFree
High electron mobility semiconductor device employing selectivel does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High electron mobility semiconductor device employing selectivel, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High electron mobility semiconductor device employing selectivel will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1235199