Static information storage and retrieval – Format or disposition of elements
Patent
1997-06-19
1999-08-10
Fears, Terrell W.
Static information storage and retrieval
Format or disposition of elements
365 63, G11C 1300
Patent
active
059368748
ABSTRACT:
A dynamic random access memory (DRAM) includes a plurality of memory cells aligned with one another along a pair of wordlines with each wordline being connected to access alternate ones of the memory cells. The DRAM has aligned memory cells having cell areas of 6F.sup.2 yet exhibiting substantially the same superior signal-to-noise performance found in DRAM's having staggered 8F.sup.2 memory cells. The DRAM memory cells are formed by transistor stacks which are aligned along and interconnected by wordlines extending between and included within the transistor stacks. By forming the wordlines as a part of the transistor stacks, the wordlines are narrow ribbons of conductive material. During formation of the transistor stacks, the wordlines are connected so that a first wordline controls access transistors of every other one of the memory cells and a second wordline controls the access transistors of the remaining memory cells. Thus, the first wordline accesses a first series of alternate memory cells, such as the odd memory cells, and the second wordline accesses a second series of alternate memory cells, such as the even memory cells, with the first and second series of memory cells being interleaved with one another.
REFERENCES:
patent: 4758987 (1988-07-01), Sakui
patent: 5013680 (1991-05-01), Lowrey et al.
patent: 5016070 (1991-05-01), Sundaresan
patent: 5091762 (1992-02-01), Watanabe
patent: 5100823 (1992-03-01), Yamada
patent: 5162248 (1992-11-01), Dennison et al.
patent: 5185646 (1993-02-01), Mizuno
patent: 5270241 (1993-12-01), Dennison et al.
patent: 5298775 (1994-03-01), Ohya
patent: 5317540 (1994-05-01), Furuyama
patent: 5338700 (1994-08-01), Dennison et al.
patent: 5340765 (1994-08-01), Dennison et al.
patent: 5341326 (1994-08-01), Takase et al.
patent: 5359566 (1994-10-01), Furuyama
patent: 5369612 (1994-11-01), Furuyama
patent: 5382826 (1995-01-01), Mojaradi et al.
patent: 5410505 (1995-04-01), Furuyama
patent: 5416350 (1995-05-01), Watanabe
patent: 5425392 (1995-06-01), Thakur et al.
patent: 5432733 (1995-07-01), Furuyama
patent: 5444652 (1995-08-01), Furuyama
patent: 5479112 (1995-12-01), Choi et al.
patent: 5494841 (1996-02-01), Dennison et al.
patent: 5500815 (1996-03-01), Takase et al.
patent: 5514884 (1996-05-01), Hively et al.
patent: 5519236 (1996-05-01), Ozaki
patent: 5525820 (1996-06-01), Furuyama
Clampitt Darwin A.
Green James E.
Fears Terrell W.
Micro)n Technology, Inc.
LandOfFree
High density semiconductor memory and method of making does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density semiconductor memory and method of making, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density semiconductor memory and method of making will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1126423