High density NOR flash array architecture

Details High density NOR flash array architecture High density NOR flash array architecture

2011-03-22

2011-03-22

Bryant, Kiesha R (Department: 2891)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257SE27103, C438S128000

Reexamination Certificate

active

07910976

ABSTRACT:
In one embodiment of the invention, a memory includes wordline jogs and adjacent spacers. Spacers from different wordlines may contact one another on either side of a drain contact and consequently isolate and self-align the contact in the horizontal and vertical directions.

REFERENCES:
patent: 5742787 (1998-04-01), Talreja
patent: 6080624 (2000-06-01), Kamiya et al.
patent: 6396096 (2002-05-01), Park et al.
patent: 6495470 (2002-12-01), Sadjadi et al.
patent: 6528843 (2003-03-01), Wu
patent: 7820516 (2010-10-01), Yang et al.
patent: 2002/0064898 (2002-05-01), Adachi et al.
patent: 2003/0122181 (2003-07-01), Wu
patent: 2003/0156460 (2003-08-01), Wu
patent: 2004/0130947 (2004-07-01), Fan et al.
patent: 2005/0139935 (2005-06-01), Lee
patent: 2006/0018181 (2006-01-01), Matsunaga et al.
patent: 2006/0197136 (2006-09-01), Futatsuyama et al.
patent: 2006/0231822 (2006-10-01), Kim
patent: 2006/0276032 (2006-12-01), Arakawa et al.
patent: 2007/0036016 (2007-02-01), Takeuchi et al.
patent: 2007/0268746 (2007-11-01), Choi et al.
M. Wei, et al., “A Scalable Self-Aligned Contact NOR Flash Technology,” Jun. 12, 2007, pp. 1-2.

Affiliated with

Also associated with

Rating

High density NOR flash array architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High density NOR flash array architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density NOR flash array architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2759276