High density memory modules with improved data bus performance

Details High density memory modules with improved data bus performance High density memory modules with improved data bus performance

1996-07-08

1998-09-01

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

395835, 395831, 395830, 395284, 711 5, 711115, 711 2, 365193, G06F 1206, G06F 1310, G06F 1338

Patent

active

058023950

ABSTRACT:
Data line loading on high density modules with multiple DRAMs is minimized permitting the maximum memory density of systems of otherwise limited density to be increased without an ensuing performance degradation due to data line capacitive loading. There are two parts to the solution of reducing data line capacitance to an acceptable system limit. The first part involves designing a memory module with in-line bus switches. The bus switches are placed between the module tabs (system) and random access memory devices and are either in a high impedance (off) or active state. When in the high impedance state, the effective loading of the module is that of the bit switch device. The second part of the solution is to embed logic into an application specific integrated circuit (ASIC) that monitors bus activity and controls activation of the bus switches. The bus switches become active on the falling edge of the system's RAS select line and stay active until the latter of the system's RAS or column address strobe (CAS) select lines going inactive, thereby supporting both Fast Page Mode (FPM) and Extended Data Output (EDO) operation. The circuit performs this task by decoding the system's RAS and CAS select lines and driving a signal to enable the bus switches.

REFERENCES:
patent: 4441036 (1984-04-01), Oldham
patent: 4596004 (1986-06-01), Kaufman
patent: 4653030 (1987-03-01), Tachibana et al.
patent: 4984197 (1991-01-01), Sakagami
patent: 4992985 (1991-02-01), Miyazawa et al.
patent: 5140550 (1992-08-01), Miyaoka et al.
patent: 5170252 (1992-12-01), Gear et al.
patent: 5214570 (1993-05-01), Shah et al.
patent: 5260892 (1993-11-01), Testa
patent: 5272664 (1993-12-01), Alexander et al.
patent: 5319595 (1994-06-01), Saruwatari
patent: 5341643 (1994-08-01), Durkin et al.
patent: 5347491 (1994-09-01), Kagami
patent: 5357621 (1994-10-01), Cox
patent: 5375084 (1994-12-01), Begun et al.
patent: 5392252 (1995-02-01), Rimpo et al.
patent: 5430686 (1995-07-01), Tokami et al.
patent: 5446621 (1995-08-01), Jansen et al.
patent: 5463577 (1995-10-01), Oowaki et al.
patent: 5465229 (1995-11-01), Bechtolsheim et al.
patent: 5499215 (1996-03-01), Hatta
patent: 5513135 (1996-04-01), Dell et al.
patent: 5652721 (1997-07-01), McIntyre
patent: 5678009 (1997-10-01), Bains et al.

Affiliated with

Also associated with

Rating

High density memory modules with improved data bus performance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High density memory modules with improved data bus performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density memory modules with improved data bus performance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-283040