Static information storage and retrieval – Systems using particular element – Flip-flop
Patent
1987-03-09
1989-01-10
Hecker, Stuart N.
Static information storage and retrieval
Systems using particular element
Flip-flop
365156, 365181, 365205, G11C 700, G11C 702
Patent
active
047978040
ABSTRACT:
The data cell invention disclosed herein is a CMOS latch having a first CMOS inverter and a second CMOS inverter which have their respective storage nodes interconnected by cross-coupling connections which each include a gated polysilicon resistor. The respective storage nodes of the cell are connected through word line transfer gates to bit lines which serve to both write in and read out the state of the cell. The control gate of the word line transistors is also connected to the control gates of the respective gated polysilicon resistors in the cross-coupled connections for the cell. In normal operation, when the word line transfer gates are not conductive, the gated polysilicon resistors are also not conductive. When it is desired to write information into the cell during normal conditions, when the word line transfer gates are made conductive, the gated polysilicon resistors are also made conductive, thereby offering a minimum resistance to charge which is to be transferred between the respective storage nodes of the cell. However, during a single event upset condition, when one or more of the sensitive regions of the cell undergo an abrupt charge transfer due to the presence of cosmic rays or other ionizing radiation phenomena, since the gated polysilicon resistors are in their high resistance state, they impede the flow of any charges between the respective storage nodes of the cell. In this manner, after the single event upset has dissipated, the cell will have retained its original stored binary state. Thus, an enhanced resistance to single event upset conditions is provided by the invention while not imposing significant reductions in the speed of operation during normal conditions.
REFERENCES:
patent: 3786282 (1974-01-01), Orndorff
patent: 4416049 (1983-11-01), McElroy
patent: 4420871 (1983-12-01), Scheibe
patent: 4425574 (1984-01-01), Silvestri et al.
patent: 4432006 (1984-02-01), Takei
patent: 4441246 (1984-04-01), Redwine
patent: 4458262 (1984-07-01), Chao
patent: 4467519 (1984-08-01), Glang et al.
patent: 4481524 (1984-11-01), Tsujide
patent: 4638463 (1987-01-01), Rockett, Jr.
E. L. Peterson, et al., "Calculation of Cosmic-Ray Induced Soft Upsets and Scaling in VLSI Devices," IEEE Trans. Nucl. Sci., vol. NS-29, No. 6, Dec. 1982.
E. L. Peterson, et al., "Suggested Single Event Upset Figure of Merit," IEEE Trans. Nucl. Sci., vol. NS-30, No. 6, Dec. 1983.
S. S. Malhi, et al., "Characteristics and Three-Dimensional Integration of MOSFETs in Small-Grain LPCVD Polycrystalline Silicon," IEEE JSSC, vol. SC-20, No. 1, Feb. 1985.
Bowler Alyssa H.
Hecker Stuart N.
Hoel John E.
International Business Machines - Corporation
LandOfFree
High density, high performance, single event upset immune data s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density, high performance, single event upset immune data s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density, high performance, single event upset immune data s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2111688