Static information storage and retrieval – Systems using particular element – Flip-flop
Patent
1989-02-21
1989-07-25
Hecker, Stuart N.
Static information storage and retrieval
Systems using particular element
Flip-flop
36518902, 36518905, 36523006, 365190, 365201, 365233, 371 21, 307481, G11C 1100, G11C 700, G11C 800, G11C 2900
Patent
active
048520616
ABSTRACT:
The improved register file includes an array of storage cells arranged in columns and rows, each column having a pair of bit lines for writing into the cell. Each storage cell includes a flip-flop cell having a first storage node connected to a respective read line which is unique for that cell. A read address latch has an enabling input connected to the master clock signal which is the same master clock signal for the LSSD logic on the integrated circuit chip. The read address latch applies its decoded output to a multiplexer which selects those read lines coming from one of the rows of storage cells in the array, and applies those selected read lines to an output storage cell array. The output storage cell array is enabled by a slave clock signal which is the same slave clock signal employed in the LSSD logic on the same integrated circuit chip. The output storage cell array stores the data from the selected read lines out of the multiplexer. The multiplexer propagates the data signals output from the read lines and performs the selection during the delay period between the master clock signal and the slave clock signal. Thus, the circuit makes use of the dead time between the master clock signal and the slave clock signal which was heretofore wasted, in performing the selection of the read lines for latching in the output storage cell array. The feature of connecting separate read lines to each respective storage cell in the array allows the independent accessing of different register rows in the register file for reading and writing, during the same logic cycle defined by the interval for the occurrence of both the master and the slave clock pulses.
REFERENCES:
patent: 4491937 (1985-01-01), Chan
patent: 4627032 (1986-12-01), Kolwicz et al.
patent: 4665508 (1987-05-01), Chang
patent: 4685088 (1987-08-01), Iannucci
Baron Henry C.
LeBlanc Johnny J.
Storey Thomas M.
Yoder Joseph W.
Hecker Stuart N.
Hoel John E.
International Business Machines - Corporation
Koval Melissa J.
LandOfFree
High density, high performance register file having improved clo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High density, high performance register file having improved clo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High density, high performance register file having improved clo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2363919