Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1991-04-25
1993-08-31
Hudspeth, David
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307243, 307443, H03K 19177
Patent
active
052412245
ABSTRACT:
A programmable logic device is presented comprising a global interconnect array whose lines are fed via programmable multiplexers to logic array blocks. The global interconnect array lines are fed to the multiplexers in a specific pattern which maximizes the user's ability to route a selected line to the output of a selected multiplexer, while at the same time maintaining higher speed and lower power consumption, and using less chip array than prior art programmable logic devices using programmable interconnect arrays based on erasable programmable read-only memories.
REFERENCES:
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4870304 (1989-09-01), Bloker et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4933575 (1990-06-01), Aso
patent: 4933577 (1990-06-01), Wong et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 4965474 (1990-10-01), Childers et al.
patent: 4983959 (1991-01-01), Breuniger
patent: 5095523 (1992-03-01), Delaruelle et al.
Chiang David
Heile Francis B.
McClintock Cameron
Pedersen Bruce B.
So Hock-Chuen
Altera Corporation
Hudspeth David
Ingerman Jeffrey H.
LandOfFree
High-density erasable programmable logic device architecture usi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High-density erasable programmable logic device architecture usi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-density erasable programmable logic device architecture usi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2300096