High-density erasable programmable logic device architecture usi

Details High-density erasable programmable logic device architecture usi High-density erasable programmable logic device architecture usi

1994-10-31

1996-09-17

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 41, H03K 19177

Patent

active

055572170

ABSTRACT:
A programmable logic device is presented comprising a global interconnect array whose lines are fed via programmable multiplexers to logic array blocks. The global interconnect array lines are fed to the multiplexers in a specific pattern which maximizes the user's ability to route a selected line to the output of a selected multiplexer, while at the same time maintaining higher speed and lower power consumption, and using less chip array than prior art programmable logic devices using programmable interconnect arrays based on erasable programmable read-only memories.

REFERENCES:
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4758746 (1988-07-01), Birkner et al.
patent: 4870304 (1989-09-01), Bloker et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4933575 (1990-06-01), Aso
patent: 4933577 (1990-06-01), Wong et al.
patent: 4963768 (1990-10-01), Agrawal et al.
patent: 4965474 (1990-10-01), Childers et al.
patent: 4983959 (1991-01-01), Breuninger
patent: 5046035 (1991-09-01), Jigour et al.
patent: 5079451 (1992-01-01), Gudger et al.
patent: 5089973 (1992-02-01), Furtek
patent: 5095523 (1992-03-01), Delaruelle et al.
patent: 5132570 (1992-07-01), Shutou et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5198705 (1993-03-01), Galbraith et al.
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5300830 (1994-04-01), Hawes
patent: 5302865 (1994-04-01), Steele et al.
patent: 5317210 (1994-05-01), Patel
MACH Devices; High Density EE CMOS Programmable Logic; Data Book, Advanced Micro Devices, Sunnyvale, California, Feb. 1990.
MACH Devices; High Density EE CMOS Programmable Logic; 1991 Data Book, Advanced Micro Devices, Suunyvale, California, Oct. 1990.

Affiliated with

Also associated with

Rating

High-density erasable programmable logic device architecture usi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High-density erasable programmable logic device architecture usi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-density erasable programmable logic device architecture usi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-415840