Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-05-30
2006-05-30
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
Reexamination Certificate
active
07055080
ABSTRACT:
A block coding algorithm uses an original block group having n+1 original blocks of m-bit message, which a first original block of m-bit message is encoded as a reference block of n-bit codeword and n original blocks of m-bit message placed after the first original block of m-bit message are encoded as n weighted blocks of n-bit codeword, based on a bit sequence of the reference block. A block decoding algorithm decodes n weighted blocks to generate corresponding original blocks of m-bit message and reconstructs the first original block of m-bit message from a sequence of reference bits, wherein each reference bit implies whether each of n weighted blocks is an A type weighted block or a B type weighted block.
REFERENCES:
patent: 6574775 (2003-06-01), Chouly
Hwang Euiseok
Roh Jae-Woo
Anderson Kill & Olick PC
Daewoo Electronics Corp.
De'cady Albert
Kerveros James C.
LandOfFree
High code rate block coding/decoding method and apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High code rate block coding/decoding method and apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High code rate block coding/decoding method and apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3620147