Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1998-03-17
2001-06-12
Abraham, Fetsum (Department: 2508)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S328000, C257S329000, C257S262000, C257S263000, C257S332000, C257S334000, C257S359000, C257S577000, C257S582000
Reexamination Certificate
active
06246092
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a MOS type semiconductor device, such as a MOS field-effect transistor (hereinafter referred to as “MOSFET”) or an insulated gate bipolar thyristor (hereinafter referred to as “IGBT”), wherein a plurality of source regions having gates of metal-oxide-semiconductor (MOS) structure are separately formed in a surface layer of a semiconductor substrate.
BACKGROUND OF THE INVENTION
To produce MOSFET as one example of the MOS type semiconductor device, for example, p base regions are formed by diffusing impurities into selected areas of a surface layer of an n type semiconductor substrate such that pn junctions are exposed onto the surface of the substrate, and n source regions are similarly formed in surface layers of the p base regions. A gate electrode layer is then formed on an insulating film over surfaces of channel regions provided by surface layers of the p base regions each interposed between the adjacent n source region and the n type semiconductor substrate, and a source electrode is formed in contact with both of the p base regions and n source regions. A drain electrode is formed on the other surface of the n type semiconductor substrate. By applying a suitable voltage to the gate electrode, an inversion layer appears in each channel region, to reduce resistance between the drain electrode and the source electrode, and current is allowed to flow between the drain electrode and the source electrode through the inversion layer.
To produce IGBT as another example, an additional p type region is formed on one side of the MOSFET where the drain electrode is formed. With the p type region thus added, the IGBT is capable of modulating the conductivity by utilizing injection of minority carriers from the p type region.
The MOS type semiconductor device as described above is widely used in a switching circuit because the device has low ON-state resistance and high switching speed, and is easy to be controlled by use of voltage.
In recent years, the MOS type semiconductor device used as a switching device in a switching circuit is more likely to receive surge voltage, which may be generated due to simplified configuration of the switching circuit from which snubbers are eliminated, for example, and reduction in the size of the semiconductor device. In a circuit in which inductive load current is to be cut off, for example, the voltage applied to the MOS type semiconductor device is increased due to energy stored in an inductor, and sometimes becomes even higher than power supply voltage. This excessive voltage stress may cause breakdown of the MOS type semiconductor device, and it has been thus desired to increase the breakdown voltage (avalanche current) of the semiconductor device.
As one method for improving the capability of the MOS type semiconductor device to withstand avalanche breakdown, a part of the p base region is formed with a larger diffusion depth. The increase in the diffusion depth, however, affects the ON-state resistance and other characteristics of the semiconductor device. For example, if the depth of a part of the p base region is changed from 5 &mgr;m to 7 &mgr;m in a certain MOSFET, the avalanche current increases by 25%, but at the same time the ON-state resistance increases by 15%. Thus, this method is not altogether desirable.
FIG. 11
is a cross-sectional view of MOSFET (as disclosed in U.S. Pat. No. 5,365,099) that employs another method for increasing the breakdown voltage.
An ordinary MOSFET is shown in the left-side portion of FIG.
11
. In this MOSFET, an n drift layer
13
is superposed on an n
+
drain layer
11
, and a plurality of p base regions
14
and p
+
contact regions
15
inside the regions
14
are formed in a surface layer of the n drift layer
13
. Further, n source regions
16
are formed in surface layers of the p base regions
14
. A gate electrode layer
18
made of polycrystalline silicon, for example, is formed on a gate oxide film
17
over portions of the p base regions
14
that are interposed between the n source regions
16
and an exposed face of the n drift layer
13
. A source electrode
19
made of Al alloy is formed in contact with both the p base regions
14
(p
+
contact regions
15
) and the n source regions
16
. The source electrode
19
extends over the gate electrode layer
18
such that these electrodes
18
,
19
are insulated from each other by an interlayer insulating film
21
made of boron phosphorous silica glass (BPSG). A drain electrode
20
made of Al-Si alloy is formed on the rear surface of the n
+
drain layer
11
. A unit structure having n source region
16
, source electrode
19
and other elements above and below the p base region
14
will be called a cell structure. The cell structure is often formed in polygonal or rectangular shape, and a multiplicity of such cell structures are arranged in parallel with each other in an actual MOSFET.
A means for increasing the avalanche current is illustrated in the right-side portion of FIG.
11
. An n
+
contact region
7
is formed in a surface layer of the n drift layer
13
, and an auxiliary electrode
8
is formed in contact with the n
+
contact region
7
. An array of a plurality of pairs of Zener diodes
10
that are connected in series is provided on a relatively thick oxide film
9
on the surface of the n drift layer
13
. Each pair of the Zener diodes are reversely connected to each other. The above auxiliary electrode
8
is connected to one end of the series Zener diode array
10
, and an electrode taken out from the other end of the Zener diode array
10
is connected to the gate electrode layers
18
of the MOSFET.
In this structure, the auxiliary electrode
8
and drain electrode
20
are held at the same potential. When a voltage applied to the drain electrode
20
increases to be higher than a clamping voltage of the series Zener diode array
10
, therefore, a difference between the high voltage and the clamping voltage is applied to the gate electrode layers
18
of the MOSFET, to turn on the MOSFET thereby to protect the device.
To provide the construction of
FIG. 11
, however, a window must be formed through the thick oxide film
9
so that the n
+
contact region
7
is formed in the surface layer of the n drift layer
13
, and the n
+
contact region
7
must be given a sufficiently large area so as to assure reliable operations.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a MOS type semiconductor device which has improved capability to withstand avalanche breakdown, and can be easily manufactured and operate with high reliability.
To accomplish the above object, there is provided a MOS type semiconductor apparatus, comprising: a first MOS type semiconductor device through which first current flows, and which includes a source electrode and a gate electrode; a second MOS type semiconductor device through which second current that is smaller than the first current flows, the second MOS type semiconductor device having substantially the same structure as the first MOS type semiconductor device, and including a source electrode and a gate electrode, the first MOS type semiconductor device and the second MOS type semiconductor device being provided on the same semiconductor substrate, and having a common drain electrode, the gate electrode of the second MOS type semiconductor device being connected to the common drain electrode; and a plurality of pairs of Zener diodes which are connected in series and provided between the source electrode of the second MOS type semiconductor device and the gate electrode of the first MOS type semiconductor device, each of the plurality of pairs of Zener diodes being reversely connected to each other.
In the apparatus constructed as described above, the second MOS type semiconductor device is turned on when an excessively high voltage is applied between the drain electrode and the gate electrode of the first MOS type semiconductor device. As a result, current f
Fujihira Tatsuhiko
Kobayashi Takashi
Nishimura Takeyoshi
Abraham Fetsum
Fuji Electric & Co., Ltd.
Rossi & Associates
LandOfFree
High breakdown voltage MOS semiconductor apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High breakdown voltage MOS semiconductor apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High breakdown voltage MOS semiconductor apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2439748