High bandwidth memory management using multi-bank DRAM devices

Details High bandwidth memory management using multi-bank DRAM devices High bandwidth memory management using multi-bank DRAM devices

2007-11-13

2007-11-13

Choi, Woo H. (Department: 2189)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S157000

Reexamination Certificate

active

10734082

ABSTRACT:
The disclosure describes implementations for accessing in parallel a plurality of banks across a plurality of DRAM devices. These implementations are suited for operation within a parallel packet processor. A data word in partitioned into data segments which are stored in the plurality of banks in accordance with an access scheme that hides pre-charging of rows behind data transfers. A storage distribution control module is communicatively coupled to a memory comprising a plurality of storage request queues, and a retrieval control module is communicatively coupled to a memory comprising a plurality of retrieval request queues. In one example, each request queue may be implemented as a first-in-first-out (FIFO) memory buffer. The plurality of storage request queues are subdivided into sets as are the plurality of retrieval queues. Each is set is associated with a respective DRAM device. A scheduler for each respective DRAM device schedules data transfer between its respective storage queue set and the DRAM device and between its retrieval queue set and the DRAM device independently of the scheduling of the other devices, but based on a shared criteria for queue service.

REFERENCES:
patent: 5905725 (1999-05-01), Sindhu et al.
patent: 6006318 (1999-12-01), Hansen et al.
patent: 6138219 (2000-10-01), Soman et al.
patent: 6160819 (2000-12-01), Partridge et al.
patent: 6178517 (2001-01-01), Bertin et al.
patent: 6405286 (2002-06-01), Gupta et al.
patent: 2002/0053001 (2002-05-01), Miura et al.
patent: 2003/0052885 (2003-03-01), Hampel et al.
Bennett, Jon C. R., “Packet Reordering is Not Pathological Network Behavior,” Dec. 1999, pp. 789-798, vol. 7, No. 6, IEEE/ACM Transactions on Networking.
Adiseshu, Hari, Parulkar, Guru and Varghese, George, “A Reliable and Scalable Striping Protocol,” 11 pages, Department of Computer Science, Washington University, St. Louis, MO, “The referenced paper is to appear inComputer Communication Review, a publication of ACM SIGCOMM, vol. 26, No. 4, Oct. 1996. ISSN #0146-4833,” according to ACM SIGCOMM '96 paper retrieval site, Retrieved from the Internet Jan. 15, 2003 <http://www.acm.org/sigcomm/sigcomm96/papers/adiseshu.html>, attached.
Shreedhar, M., Varghese, G., “Efficient Fair Queuing Using Deficit Round Robin”, pp. 231-242, SIGCOMM '95, Cambridge, MA, U.S.A..
D. Shah and P. Gupta, “Fast incremental updates on Ternary-CAMs for routing lookups and packet classification,” in Proc. of Hot Interconnects-8, Stanford, CA, USA, Aug. 2000.

Affiliated with

Also associated with

Rating

High bandwidth memory management using multi-bank DRAM devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High bandwidth memory management using multi-bank DRAM devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High bandwidth memory management using multi-bank DRAM devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3886818