High access speed flash controller

Details High access speed flash controller High access speed flash controller

2007-06-12

2007-06-12

Phung, Anh (Department: 2824)

Static information storage and retrieval

Read/write circuit

Signals

C365S185190

Reexamination Certificate

active

11217503

ABSTRACT:
A high access rate flash control provided for accessing more than one flash memory chip having different access timing specifications is disclosed. The controller comprises a read/write(R/W) pulse generator, a R/W delay chain circuit, a sampling delay chain circuit, a bi-directional feedback pad (PAD1), a data bus sampler, and a second pad (PAD2). In an embodiment, the flash controller using a fix clock to generate synchronized Read/Write pulse which is then appropriated adjusted by the R/W delay chain circuit to provide optimum R/W control signal. The adjusted R/W signal is than outputted by a bi-directional pad to flash memory chips. With the external signal feedback function, the bi-directional pad has associated with the sampling delay chain, the time latency due to pads can be eliminated nearly. Thus, the flash controller can approach high rate to access flash chips.

REFERENCES:
patent: 6172919 (2001-01-01), Horikawa
patent: 7006403 (2006-02-01), Joshi et al.
patent: 7099222 (2006-08-01), Takahashi et al.
patent: 2005/0174860 (2005-08-01), Kim et al.

Affiliated with

Also associated with

Rating

High access speed flash controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High access speed flash controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High access speed flash controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3866608