Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1993-12-06
1995-10-03
Westin, Edward P.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 39, H03K 19177
Patent
active
054555256
ABSTRACT:
A structured logic array is divided into hierarchical levels. At a highest level (the chip level), blocks are interconnected by a system of chip busses. A block interface couples each block to the chip bus system to allow the blocks to communicate with each other. At a lower level, each block includes sectors, each sector being coupled to a block bus system by a sector interface. The block bus system interconnects the sectors in each block to allow the sectors to communicate with each other. The block bus system is also coupled to the block interface to allow signals to be transferred between the block bus system and the chip bus system. At a lowest level, each sector includes a plurality of logic elements. The logic elements are interconnected by a sector bus system. The sector bus system is coupled to the sector interface to allow for the transfer of signals between the sector bus system and the block bus system.
REFERENCES:
patent: 4268908 (1981-05-01), Logue et al.
patent: 4642487 (1987-02-01), Carter
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4866508 (1989-09-01), Eichelberger et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4942319 (1990-07-01), Pickett et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5175865 (1992-12-01), Hillis
patent: 5243238 (1993-09-01), Kean
patent: 5260610 (1993-11-01), Pederson et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5296759 (1994-03-01), Sutherland et al.
Concurrent Logic, Inc., "CLi6000 Series Field-Programmable Gate Arrays," copyright Concurrent Logic, Inc., May 1992.
Jonathan Rose, et al., "Architecture of Field-Programmable Gate Arrays," Proceedings of the IEEE, Jul. 1993, pp. 1013-1041.
Fred Zlotnick, et al., "A High Performance Fine-Grained Approach to SRAM Based FPGAs," WESCON Conference Digest, Sep. 1993, pp. 321-326.
Chen Chao-Chiang
Ho Walford W.
Yang Yuk Y.
Driscoll Benjamin D.
Intelligent Logic Systems, Inc.
Truong Phong K.
Westin Edward P.
LandOfFree
Hierarchically-structured programmable logic array and system fo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchically-structured programmable logic array and system fo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchically-structured programmable logic array and system fo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1079668