Hierarchical texture cache

Details Hierarchical texture cache Hierarchical texture cache

2005-08-02

2005-08-02

Chauhan, Ulka J. (Department: 2676)

Computer graphics processing and selective visual display system

Computer graphics display memory system

Shared memory

C345S533000, C345S537000, C345S543000, C345S557000, C711S117000, C711S118000, C711S122000, C711S130000

Reexamination Certificate

active

06924810

ABSTRACT:
A dynamically configurable portion of a cache shared between central processing and graphics units in a highly integrated multimedia processor is engaged as a secondary level in a hierarchical texture cache architecture. The graphics unit includes a small multi-ported L1texture cache local to its 2D/3D pipeline that is backed by the relatively large, single ported portion of the shared cache. Leveraging the shared cache as a secondary level texture cache reduces system memory bandwidth and die size without significant sacrifice in performance.

REFERENCES:
patent: 5386538 (1995-01-01), Nye
patent: 5467459 (1995-11-01), Alexander et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5627994 (1997-05-01), Levy et al.
patent: 5659715 (1997-08-01), Wu et al.
patent: 5678009 (1997-10-01), Bains et al.
patent: 5680573 (1997-10-01), Rubin et al.
patent: 5717893 (1998-02-01), Mattson
patent: 5721874 (1998-02-01), Carnevale et al.
patent: 5801720 (1998-09-01), Norrod et al.
patent: 5854637 (1998-12-01), Sturges
patent: 5860081 (1999-01-01), Herring et al.
patent: 5875464 (1999-02-01), Kirk
patent: 5905509 (1999-05-01), Jones et al.
patent: 5936616 (1999-08-01), Torborg et al.
patent: 5990914 (1999-11-01), Horan et al.
patent: 6014728 (2000-01-01), Baror
patent: 6044478 (2000-03-01), Green
patent: 6047358 (2000-04-01), Jacobs
patent: 6052133 (2000-04-01), Kang
patent: 6078338 (2000-06-01), Horan et al.
patent: 6094203 (2000-07-01), Desormeaux
patent: 6101589 (2000-08-01), Fuhrmann et al.
patent: 6105111 (2000-08-01), Hammarlund et al.
patent: 6130680 (2000-10-01), Cox et al.
patent: 6163835 (2000-12-01), Todd et al.
patent: 6215497 (2001-04-01), Leung
patent: 6260114 (2001-07-01), Schug
patent: 6272598 (2001-08-01), Arlitt et al.
patent: 6282617 (2001-08-01), Tirumala et al.
patent: 6449692 (2002-09-01), Krueger et al.
patent: 6483516 (2002-11-01), Tischler
patent: 6591347 (2003-07-01), Tischler et al.
Z. Hakura and A. Gupta, “The Design and Analysis of a Cache Architecture for Texture Mapping,” Proc. of the 24th International Symposium on Computer Architecture, pp. 108-120, May 1997.
M. Cox, N. Bhandari, M. Chantz, “Multi-Level Texture Caching for 3D Graphics Hardware,” Proceedings of the 25th Annual International Symposium on Computer Architecture, vol. 26, Issue 3, pp. 86-97, Apr. 1998.

Affiliated with

Also associated with

Rating

Hierarchical texture cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical texture cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical texture cache will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3474504