Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-02-20
2007-02-20
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10327369
ABSTRACT:
A system and method for testing an integrated circuit having internal circuit blocks. Each of the internal circuit blocks may have its own test circuit block, referred to as a socket access port. The integrated circuit preferably includes a chip access port (e.g., an IEEE standard 1149.1 compliant test access port) connected to a set of boundary-scan cells, and connected in a hierarchical fashion to the lower-level test circuit blocks. Each of the lower-level test control circuit blocks preferably comprises a socket access port controller, and test operation is transferred downward and upwards within said hierarchical structure by communicating from a test control circuit block to the test control circuit block at the immediately higher or immediately lower level in the hierarchical structure. Each of the lower-level test control circuit blocks of the hierarchical test control network may be functionally identical. Further, each of the lower-level test control circuit blocks may be structurally identical. An existing boundary scan may be easily modified for use in the hierarchical structure by adding push instructions to send it to a lower-level test circuit block, and pop instructions to return control to the higher level test circuit block.
REFERENCES:
patent: 4354268 (1982-10-01), Michael et al.
patent: 4872169 (1989-10-01), Whetsel, Jr.
patent: 5428624 (1995-06-01), Blair et al.
patent: 5477548 (1995-12-01), Beenker et al.
patent: 5513189 (1996-04-01), Savage
patent: 5627842 (1997-05-01), Brown et al.
patent: 5701309 (1997-12-01), Gearhardt et al.
patent: 5774474 (1998-06-01), Narayanan et al.
patent: 5828824 (1998-10-01), Swoboda
patent: 6000051 (1999-12-01), Nadeau-Dostie et al.
patent: 6012155 (2000-01-01), Beausang et al.
patent: 6115763 (2000-09-01), Douskey et al.
patent: 6173428 (2001-01-01), West
patent: 6191603 (2001-02-01), Muradali et al.
patent: 6269467 (2001-07-01), Chang et al.
patent: 6286128 (2001-09-01), Pileggi et al.
patent: 6292929 (2001-09-01), Scepanovic et al.
patent: 6311302 (2001-10-01), Cassetti et al.
patent: 6378090 (2002-04-01), Bhattacharya
patent: 6378093 (2002-04-01), Whetsel
patent: 6381717 (2002-04-01), Bhattacharya
patent: 6408413 (2002-06-01), Whetsel
patent: 6456961 (2002-09-01), Patil et al.
patent: 6587981 (2003-07-01), Muradali et al.
patent: 6631504 (2003-10-01), Dervisoglu et al.
patent: 0 466 939 (1992-01-01), None
Bulent Dervisoglu et al., “A Novel Approach for Designing Hierarchical Test Access Controller for Embedded Core Designs in an SoC Environment”, 4thIEEE International Workshop of Testing Embedded Core-based System-Chips, pp. 1.4-1 to 1.4-7, May 3-4, 2000, Montreal, Canada.
Bulent Dervisoglu, “A Unified DFT Architecture for use with IEEE 1149.1 and VSIA/IEEE P1500 Compliant Test Access Controllers”,DAC 2001, Jun. 18-22, 2001, Las Vegas, NV, pp. 53-58.
Lee Whetsel, “An IEEE 1149.1 Based Test Access Architecture For IC's With Embedded Cores”,Proceedings International Test Conference 1997, pp. 69-78.
Debashis Bhattacharya, “Hierarchical Test Access Architecture for Embedded Cores in an Integrated Circuit”,Proceedings 16thIEEE VLSI Test Symposium, Apr. 26-30, 1998, pp. 8-14.
Debashis Bhattacharya, “Instruction-Driven Wake-Up Mechanisms for Snoopy TAP Controller”,Proceedings 17thIEEE VLSI Test Symposium, Apr. 25-29, 1999, pp. 467-472.
Cooke Laurence H.
Dervisoglu Bulent
Bingham & McCutchen LLP
Cadence Design Systems Inc.
Dimyan Magid Y.
Siek Vuthe
LandOfFree
Hierarchical test circuit structure for chips with multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical test circuit structure for chips with multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical test circuit structure for chips with multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3808188