Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-11-14
2006-11-14
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000
Reexamination Certificate
active
07137091
ABSTRACT:
A method and system for inserting repeaters at different levels in a processor hierarchy involve tracing a net in a processor circuit followed by inserting repeaters at different locations in the net. The net is a circuit trace of wiring between circuit elements of a circuit, the net being divided into two nets. One net includes internal circuit elements of a processor component and another net includes external circuit elements of a processor component. A repeater solution, which includes inserted repeaters coupled to the internal circuit elements, is instantiated to other processor components. Subsequently, after instantiation of the repeater solution, repeaters are inserted in the nets external to the processor component.
REFERENCES:
patent: 6204713 (2001-03-01), Adams et al.
patent: 6550045 (2003-04-01), Lu et al.
patent: 6594807 (2003-07-01), Tetelbaum et al.
patent: 6757795 (2004-06-01), Barri et al.
Cho Seong Rai
Gopalan Manoj
Jung Dae Suk
Mo Yu-Yen
Pai Yet-Ping
Martine & Penilla & Gencarella LLP
Siek Vuthe
Sun Microsystems Inc.
To Tuyen
LandOfFree
Hierarchical repeater insertion does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical repeater insertion, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical repeater insertion will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3656423