Hierarchical memory architecture for a programmable integrated c

Details Hierarchical memory architecture for a programmable integrated c Hierarchical memory architecture for a programmable integrated c

1996-03-29

1999-07-13

Swann, Tod R.

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

711122, 711154, 711159, G06F 1200, G06F 1300

Patent

active

059241152

ABSTRACT:
A hierarchical memory for use in a programmable gate array integrated circuit comprises an interconnect structure having a plurality of interconnect nodes electrically connected in a tree configuration. The interconnect nodes include a root node which receives a multi-bit address word indicative of a selected memory location. The hierarchical memory further includes a plurality of memory cells electrically connected to the interconnect structure to form leaf nodes of the tree. Each of the memory cells contains at least one memory location for storing binary data. The interconnect structure is traversed from the root node to a memory cell containing the selected memory location based upon the multi-bit address word, wherein the interconnect structure provides a communication path for accessing the selected memory location from the root node.

REFERENCES:
patent: 3740723 (1973-06-01), Beausoleil et al.
patent: 4870382 (1989-09-01), Keate et al.
patent: 5047989 (1991-09-01), Canepa et al.
patent: 5097414 (1992-03-01), Tone
patent: 5103426 (1992-04-01), Hidaka et al.
patent: 5313119 (1994-05-01), Cooke et al.
patent: 5414377 (1995-05-01), Freidin
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5471623 (1995-11-01), Napolitano, Jr.
patent: 5481206 (1996-01-01), New et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5574930 (1996-11-01), Halverson, Jr. et al.
"Tools to speed FPGA development", IEEE Spectrum, pp. 88-95, Nov. 1994.

Affiliated with

Also associated with

Rating

Hierarchical memory architecture for a programmable integrated c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical memory architecture for a programmable integrated c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical memory architecture for a programmable integrated c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2288711