Hierarchical interface for IC system

Details Hierarchical interface for IC system Hierarchical interface for IC system

2009-07-17

2010-12-14

Tran, Anh Q (Department: 2819)

Electronic digital logic circuitry

Interface

C326S063000, C326S041000, C326S047000

Reexamination Certificate

active

07852117

ABSTRACT:
An integrated circuit includes an auto-bridging architecture including a first phases block that interfaces to a first user block having a first user signal domain. The first phases block converts the first user signal domain to a common signal domain. A second phases block coupled to the first phases block interfaces with a second user block having a second user signal domain. The second phases block converts the second user signal domain to the common signal domain so that the first user block cooperates with the second user block through the auto-bridging architecture of the IC.

REFERENCES:
patent: 6809551 (2004-10-01), Wicker, Jr.
patent: 7573295 (2009-08-01), Stadler
U.S. Appl. No. 12/505,243, filed Jul. 17, 2009, Neely et al.
Bergamaschi, R.A. et al., “Automating the Design of SOCs Using Cores,”IEEE Design&Test of Computers, Sep.-Oct. 2001, pp. 32-45, vol. 18.
Chen, M.K. et al., “Shangi-La: Achieving High Performance from Compiled Network Applications while Enabling Ease of Programming,”Proc. of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, Jun. 11-15, 2005, pp. 224-236, New York, New York, USA.
International Telecommunication UnionOAM functions and mechanisms for Ethernet based networks, May 2006, pp. 1-80, ITU-T Y.1731, available from the International Telecommunication Union, Geneva, Switzerland.
Janneck, Jorn,Notes on an actor language, Feb. 13, 2007, pp. 1-27, presented at the 7thBiennial Ptolemy Miniconference, University of California at Berkeley, Berkeley, California, USA.
Keller, Eric et al.,Software Decelerators, Sep. 2, 2003, pp. 1-18, presented at the 13thAnnual Conference on Field Programmable Logic and Applications, Lisbon, Portugal.
Keller, Eric et al., “Software Decelerators,”Proc of the 13thInternational Conference on Field Programmable Logic and Applications, Apr. 20-23, 2004, pp. 385-395, Napa, California, USA.
Kulkarni, Chidamber et al., “Mapping a Domain Specific Language to a Platform FPGA,”Proc. of the 2004 Design Automation Conference, Jun. 7-11, 2004, San Diego, California, USA.
Lockwood, John W., “Automated Tools to Implement and Test Internet Systems in Reconfigurable Hardware,”ACM SIGCOMM Computer Communications Review, Jul. 2003, pp. 103-110, vol. 33, Issue 3.
Morris, Robert et al., “The Click modular router,”ACM SIGOPS Operating Systems Review, Dec. 1999, pp. 217-231, vol. 33, No. 5.
Shah, Niraj et al., “NP-Click: A Productive Software Development Approach for Network Processors,”IEEE Micro, Sep.-Oct. 2004, pp. 45-54, vol. 24, No. 5.

Affiliated with

Also associated with

Rating

Hierarchical interface for IC system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hierarchical interface for IC system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical interface for IC system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4173615