Patent
1995-05-05
1997-09-16
Coleman, Eric
395311, G06F 1580
Patent
active
056690088
ABSTRACT:
A hierarchical fat hypercube topology provides an infrastructure for implementing a multi-processor system at a plurality of levels. A first level is comprised of a plurality of n-dimensional hypercubes. This plurality of n-dimensional hypercubes is interconnected at a second level utilizing an m-dimensional metacube. The number of dimensions at each level and the number of bristles at each level can be customized depending on the requirements of the application. Additionally, routers can be implemented such that the system can be expanded to meet increasing system requirements. This is particularly useful at the second level of the hierarchical topology.
REFERENCES:
patent: 4868818 (1989-09-01), Madan
patent: 5105424 (1992-04-01), Flaig
patent: 5301104 (1994-04-01), Yalamanchili
patent: 5313645 (1994-05-01), Rolfe
patent: 5471580 (1995-11-01), Fujiwara
patent: 5488735 (1996-01-01), Tanabe
patent: 5546596 (1996-08-01), Geist
patent: 5581767 (1996-12-01), Katsuki
patent: 5594918 (1997-01-01), Knowles
Goodman, J. et al., "Hypertree: A Multiprocessor Interconnection Topology," IEEE Transactions On Computers, vol. C-30, No. 12, Dec. 1981, pp. 923-933.
Bhuyan, L. et al., "Generalized Hypercube And Hyperbus Structures For A Computer Network," IEEE Transactions On Computers, vol. C-33, No. 4, Apr. 1984, pp. 323-333.
Kumar, J. et al., "Extended Hypercube: A Hierarchical Interconnection Network Of Hypercubes," IEEE Transactions On Parrallel And Distributed Systems, vol. 3, No. 1, Jan. 1992, pp. 45-57.
Louri, A. et al., "Scalable Optical Hypercube-Based Interconnection Network For Massively Parallel Computing," Applied Optics, vol. 33, No. 32, 10 Nov. 1994, pp. 7588-7598.
Malluhi, Q. et al., "The Hierarchical Hypercube: A New Interconnection Topology For Massively Parallel Systems," IEEE Transactions On Parallel And Distributed Systems, vol. 5, No. 1, Jan. 1994, pp. 17-30.
Tzeng, N.-F. et al., "Enhanced Hypercubes," IEEE Transactions On Computers, vol. 40, No. 3, Mar. 1991, pp. 284-294.
Galles Michael B.
Lenoski Daniel E.
Coleman Eric
Silicon Graphics Inc.
LandOfFree
Hierarchical fat hypercube architecture for parallel processing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical fat hypercube architecture for parallel processing , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical fat hypercube architecture for parallel processing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-226335