Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2006-10-31
2006-10-31
Lane, Jack A. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S146000
Reexamination Certificate
active
07130969
ABSTRACT:
Use of an import cache and/or an export directory with an agent within to respond to requests for data. The import cache stores data that has been imported through the agent. The export directory stores information related to data that has been exported through the agent. Because the import cache and the export directory only store data that has passed through the agent, not all data transferred within a system are tracked by a single import cache or export directory.
REFERENCES:
patent: 5819296 (1998-10-01), Anderson et al.
patent: 6275905 (2001-08-01), Keller et al.
patent: 6477535 (2002-11-01), Mirzadeh
patent: 6631447 (2003-10-01), Morioka et al.
Jim Handy, “The Cache Memory Book,” Second Edition, 1998, pp. vii-229, Academic Press Limited, London, United Kingdom.
“IEEE Standard for Scalable Coherent Interface (SCI),” IEEE Std 1596-1992, 1992, pp. i-243, Institute of Electrical and Electronics Engineers, Inc., USA.
“UltraSPARC User's Manual, UltraSPARC-1, UltraSPARC-II,” Jul. 1997, pp. iii-394, Sun Microsystems, USA.
Goodman James R.
Hum Herbert H. J.
Intel Corporation
Lane Jack A.
Nesheiwat Michael J.
LandOfFree
Hierarchical directories for cache coherency in a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical directories for cache coherency in a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical directories for cache coherency in a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3637485