Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-08-18
2010-12-28
Baderman, Scott T (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
Reexamination Certificate
active
07861106
ABSTRACT:
When errors arise in a computing system that has plural modules, this invention corrects those errors. In the first instance, the invention excludes the computing system itself, but receives error messages from the plural modules of that system—along plural receiving connections, respectively. Plural sending connections return corrective responses to plural modules of that system, respectively. In a second instance, the invention further incorporates that system. The invention is hierarchical: plural levels or tiers of apparatus and function are present—a first (typically uppermost) one directly serving that system as described above, and others (lower) that analogously serve the first tier of the invention—and then also the subsequent tiers, in a cascading or nested fashion, down to preferably a bottom-level tier supporting all the upper ones. Each level preferably controls power interruption and restoration to higher levels. Ideally the hierarchy is in the form of a “system on chip”.
REFERENCES:
patent: 5740357 (1998-04-01), Gardiner et al.
patent: 6012152 (2000-01-01), Douik et al.
patent: 6490659 (2002-12-01), McKean et al.
patent: 6618825 (2003-09-01), Shaw
patent: 6728916 (2004-04-01), Chen et al.
patent: 2002/0046365 (2002-04-01), Avizienis
patent: 2002/0152425 (2002-10-01), Chaiken et al.
patent: 2003/0005362 (2003-01-01), Miller et al.
patent: 2003/0034825 (2003-02-01), Hsu et al.
patent: 2003/0074444 (2003-04-01), Ahrens et al.
patent: 2004/0078732 (2004-04-01), Meaney
patent: 2005/0144533 (2005-06-01), LeVangia et al.
Demaine, Erik D. “Cache-Oblivious Algorithms and Data Structures”, Lecture Notes in Computer Science, BRICS, University of Aarhus, Denmark, Jun. 27-Jul. 1, 2002.
Algirdas Avizienis, “A fault tolerance infrastructure for dependable computing with high performance COTS components”, DSN 2000, New York, Jun. 2000, pp. 492-500.
Algirdas Avizienis et al., Microprocessor entomology: A taxonomy of design faults in COTS . . . , Dependable Computing . . . 7, IEEE Computer Society Press, 1999, pp. 3-23.
Algirdas Avizienis et al., Assessment of the applicability of COTS microprocessors in high confidence computing systems . . . , Proceedings of ICDSN 2000, Jun. 2000.
T.J. Siegel et al., IBM's S/390 G5 microprocessor design, IEEE Micro, 19(2):12-23, Mar./Apr. 1999.
D. Johnson, The Intel 432: a VLSI architecture for fault-tolerant computer systems, Computer 17(8):40-49, Aug. 1984.
Intel Corp. P6 Family of Processors Hardware Developer's Manual, Sep. 1998, Order No. 244001-001.
Ziatech Corp. Redundant CPU Architecture for High Availability Systems, White paper, Oct. 1999, available at www.ziatech.com.
Intel Corp. The Pentium II Xeon Processor Server Platform System Management Guide, Jun. 1998, Order No. 243835-001.
Intel Corp. The Pentium III Processor Specification Update, May 2001, Order No. 244453-029.
Algirdas Avizienis et al., Fault tolerance by design diversity: concepts and experiments, Computer, 17(8):67-80, Aug. 1984.
Y. C. Yeh, Dependability of the 777 primary flight control system, in R. K. Iyer et al., editors, Dependable computing . . . 5, IEEE Computer Society Press, 1997, pp. 3-17.
M. K. Joseph et al., A fault tolerance approach to computer viruses, Proc. Of the 1988 IEEE Symposium on Security and Privacy, Apr. 1988, pp. 52-58.
Algirdas Avizienis, Toward systematic design of fault-tolerant systems, Computer, 30(4):51-58, Apr. 1997.
G.J.V.Nossal, Life, death and the immune system, Scientific American, 269(33)52-62, Sep. 1993.
S. A. Hofmeyr et al., Immunity by design: An Artificial immune system, Proc. 1999 Genetic and Evolutionary Computation Conference, pp. 1289-1296 Morgan-Kaufmann, 1999.
Special Report: sending astronauts to Mars. Scientific American, 282 (3):40-63, Mar. 2000.
Algirdas Avizienis, The hundred year spacecraft, Proceedings of the 1st NASA/ DoD Workshop on Evolvable Hardware, Pasadena, CA, Jul. 1999, pp. 233-239.
A. Avizienis and Associates, Inc.
Baderman Scott T
Leibovich Yair
Lippman Peter I.
LandOfFree
Hierarchical configurations in error-correcting computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hierarchical configurations in error-correcting computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hierarchical configurations in error-correcting computer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4176867