Hiding refresh of memory and refresh-hidden memory

Details Hiding refresh of memory and refresh-hidden memory Hiding refresh of memory and refresh-hidden memory

2001-09-28

2004-06-29

Moazzami, Nasser (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Hierarchical memories

C711S106000, C365S185250, C365S189040, C365S222000

Reexamination Certificate

active

06757784

ABSTRACT:

FIELD OF INVENTION
The present invention is in the field of memory architecture and management. More particularly, the present invention provides a method, apparatus, system, and machine-readable medium to hide refresh cycles of a memory array.
BACKGROUND
The current trend of processor has been to include more memory hierarchy on-chip to reduce average latency and to satisfy bandwidth requirements. Traditionally on-chip caches are implemented with static random access memory (SRAM) rather than dynamic access memory (DRAM). However, each SRAM cell consists of six transistors, consuming a significant amount of semiconductor area whereas each DRAM cell may comprise a single access transistor coupled to a capacitor to store charge. Thus, DRAM may consume less area for the same amount of data storage.
Using logic DRAM or embedded DRAM to implement on-chip caches, for instance, can be a good alternative from the standpoint of memory density, but DRAM cells need to be refreshed periodically, postponing access to the DRAM. Postponing access during refresh cycles may result in variable latencies, increasing the complexity of a memory or cache interface. For example, a processor may require additional interface circuitry to receive an indication when an access may be performed or to retry requests for access of a DRAM device. Therefore, SRAM is used in conjunction with DRAM to alleviate some of the complexity of memory interfacing while compromising on memory density.


REFERENCES:
patent: 5887272 (1999-03-01), Sartore et al.
patent: 5963481 (1999-10-01), Alwais et al.
patent: 5999474 (1999-12-01), Leung et al.
patent: 6125425 (2000-09-01), Cole et al.
patent: 6188626 (2001-02-01), Chang
patent: 6195303 (2001-02-01), Zheng
patent: 6199142 (2001-03-01), Saulsbury et al.
patent: 6222785 (2001-04-01), Leung
patent: 6330636 (2001-12-01), Bondurant et al.
patent: 0 817 066 (1998-01-01), None
INTEL, Intel Hub Architecture: A revolution in Chipset Design, 2000 Intel Corporation, pp.-1.

Affiliated with

Also associated with

Rating

Hiding refresh of memory and refresh-hidden memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hiding refresh of memory and refresh-hidden memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hiding refresh of memory and refresh-hidden memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3293671