Heterogeneous processor core systems for improved throughput

Details Heterogeneous processor core systems for improved throughput Heterogeneous processor core systems for improved throughput

2011-08-09

2011-08-09

Tang, Kenneth (Department: 2196)

Electrical computers and digital processing systems: virtual mac

Task management or control

Process scheduling

C718S100000, C718S104000, C712S032000, C702S182000

Reexamination Certificate

active

07996839

ABSTRACT:
A computer system for maximizing system and individual job throughput includes a number of computer hardware processor cores that differ amongst themselves in at least in their respective resource requirements and processing capabilities. A monitor gathers performance metric information from each of the computer hardware processor cores that are specific to a particular run of application software then executing. Based on these metrics, a workload assignment mechanism assigns jobs to processor cores in order to maximize overall system throughput and the throughput of individual jobs.

REFERENCES:
patent: 4495562 (1985-01-01), Yamaji et al.
patent: 5838976 (1998-11-01), Summers
patent: 5913068 (1999-06-01), Matoba
patent: 6006248 (1999-12-01), Nagae
patent: 6332178 (2001-12-01), Dean et al.
patent: 6986141 (2006-01-01), Diepstraten et al.
patent: 7093147 (2006-08-01), Farkas et al.
patent: 2003/0088610 (2003-05-01), Kohn et al.
patent: 2003/0110012 (2003-06-01), Orenstien et al.
patent: 2004/0111708 (2004-06-01), Calder et al.
patent: 2001067341 (2001-07-01), None
Schmeck, Hartmut et al., “Trends in Network and Pervasive Computing—ARCS 2002”, Springer, Apr. 2002.
Hong, I. et al., “PowerOptimization of Variable-Voltage Core-Based Systems”, IEEE, vol. 18, Issue 12, Dec. 1999, pp. 1702-1714.
Kumar et al. “Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures”, IEEE Computer Architecture Letters, vol. 2, Apr. 2003, pp. 1-4.
Kumar et al. “Processor Power Reduction Via Single-ISA Heterogeneous Multi-Core Architectures”, IEEE Computer Architecture Letters, vol. 1, Issue 1, Jan. 2002, Abstract.
Paker et al., “A heterogeneous multi-core platform for low power signal processing in systems-on-chip”, Sep. 24-26, 2002, Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th European, pp. 73-76.

Affiliated with

Also associated with

Rating

Heterogeneous processor core systems for improved throughput does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Heterogeneous processor core systems for improved throughput, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Heterogeneous processor core systems for improved throughput will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2637206