Heterogeneous labs

Details Heterogeneous labs Heterogeneous labs

2011-03-08

2011-03-08

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S038000, C326S041000, C326S047000

Reexamination Certificate

active

07902864

ABSTRACT:
Disclosed is a programmable logic device (“PLD”) including at least one lookup table (“LUT”) based logic element (“LE”) of a first type and at least one LUT based LE of a second type. The first type of LE is different from the second type of LE. The term ‘different’ when used herein to describe the relationship of a first logic structure and/or its components to a second logic structure and/or its components indicates a difference in hardware design as opposed to a configuration difference or non-designed differences resulting, for example, from manufacturing variability. Additionally, a PLD can include at least one logic array block (“LAB”) of a first type having at least one LUT based LE and at least one LAB of a second type having at least one LUT based LE. The first type of LAB being different from the second type of LAB.

REFERENCES:
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5815726 (1998-09-01), Cliff
patent: 5850152 (1998-12-01), Cliff et al.
patent: 5977793 (1999-11-01), Reddy et al.
patent: 6144573 (2000-11-01), Heile
patent: 6150838 (2000-11-01), Wittig et al.
patent: 6154053 (2000-11-01), New
patent: 6157209 (2000-12-01), McGettigan
patent: 6160419 (2000-12-01), Veenstra et al.
patent: 6215326 (2001-04-01), Jefferson et al.
patent: 6344989 (2002-02-01), Heile
patent: 6396302 (2002-05-01), New et al.
patent: 6407576 (2002-06-01), Ngai
patent: 6453382 (2002-09-01), Heile
patent: 6476634 (2002-11-01), Bilski
patent: 6507942 (2003-01-01), Calderone et al.
patent: 6636070 (2003-10-01), Altaf
patent: 6798240 (2004-09-01), Pedersen
patent: 6888373 (2005-05-01), Kaptanoglu et al.
patent: 6943580 (2005-09-01), Lewis et al.
patent: 7167022 (2007-01-01), Schleicher et al.
patent: 7196541 (2007-03-01), Nowak-Leijten
patent: 7295035 (2007-11-01), Agrawal et al.
patent: 7397276 (2008-07-01), Agrawal et al.
patent: 7558812 (2009-07-01), Padalia et al.
patent: 2004/0155676 (2004-08-01), Kaptanoglu et al.
patent: 2004/0155677 (2004-08-01), Lewis et al.
patent: 2004/0178818 (2004-09-01), Crotty et al.
patent: 2006/0279330 (2006-12-01), Phoon et al.
patent: 2007/0063732 (2007-03-01), Kaptanoglu et al.
Kaviani, “Novel Architectures and Synthesis Methods for High Capacity Field Programmable Devices”, Department of Electrical and Computer Engineering, University of Toronto, CA, Jan. 1999.
Kaviani et al., “A Novel FPGA Architecture Combining LookUp Tables and PLA-like Blocks”, Department of Electrical and Computer Engineering, University of Toronto, CA.
Heile et al., “Programmable Memory Blocks Supporting Content-Addressable Memory”, Altera, ACM Publishing, 2000.
Hutton, et al., “Timing-Driven Placement for Hierarchical Programmable Logic Devices” Altera, ACM Publishing 2001.
Hutton et al., “Interconnect Enhancements for a High-Speed PLD Architecture”, Altera, ACM Publishing 2002, Feb. 24-26, 2002.
Kaviani et al., “Hybrid FPGA Architecture”, Altera, ACM Publishing 1996.
Kaviani, “Novel Architectures and Synthesis Methods for High Capacity Field Programmable Devices”, Department of Electrical and Computer Engineering, University of Toronto, 1999.
U.S. Appl. No. 10/718,968, filed Nov. 21, 2003.

Affiliated with

Also associated with

Rating

Heterogeneous labs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Heterogeneous labs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Heterogeneous labs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2772987