Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-08-16
2011-08-16
Dickey, Thomas L (Department: 2893)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE29119, C257SE21424
Reexamination Certificate
active
07999318
ABSTRACT:
A transistor includes a source, a drain and a gate. The source includes a p-doped p-body, a p+ region overlapping the p-body, an n+ region overlapping the p-body in proximity to the p+ region, and an n-doped source, heavily double-diffused (SHDD) region, only into the source region of the transistor, the SHDD region having a depth about equal to that of the first n+ region and overlapping the first n+ region. The drain includes a second n+ region and an n-doped shallow drain overlapping the second n+ region. The gate includes a gate oxide and a conductive material over the gate oxide. The SHDD region extends further laterally than the first n+ region beneath the gate oxide. The SHDD region is implanted using a dopant concentration greater than that of the n-doped shallow drain but less than that of the first n+ region.
REFERENCES:
patent: 5304827 (1994-04-01), Malhi et al.
patent: 5349225 (1994-09-01), Redwine et al.
patent: 6137140 (2000-10-01), Efland et al.
patent: 6252278 (2001-06-01), Hsing
patent: 6424005 (2002-07-01), Tsai et al.
patent: 6605844 (2003-08-01), Nakamura et al.
patent: 6762456 (2004-07-01), D'Anna et al.
patent: 6876035 (2005-04-01), Abadeer et al.
patent: 6927453 (2005-08-01), Shibib et al.
patent: 7005703 (2006-02-01), Shibib et al.
patent: 7038274 (2006-05-01), You et al.
patent: 7074659 (2006-07-01), Zuniga et al.
patent: 7163856 (2007-01-01), You et al.
patent: 7220633 (2007-05-01), You et al.
patent: 7671411 (2010-03-01), You et al.
patent: 2001/0009790 (2001-07-01), Hsing
patent: 2002/0011626 (2002-01-01), Croce et al.
patent: 2002/0017697 (2002-02-01), Kitamura et al.
patent: 2003/0038316 (2003-02-01), Tsuchiko et al.
patent: 2003/0128015 (2003-07-01), Zuniga et al.
patent: 2003/0141559 (2003-07-01), Moscatelli et al.
patent: 2005/0006701 (2005-01-01), Sung et al.
patent: 2005/0017297 (2005-01-01), Shimizu et al.
patent: 2005/0106825 (2005-05-01), You et al.
patent: 2005/0205897 (2005-09-01), Depetro et al.
patent: 2005/0227448 (2005-10-01), Chen et al.
patent: 2006/0157781 (2006-07-01), Takimoto et al.
patent: 2006/0205168 (2006-09-01), Zuniga et al.
patent: 2007/0111457 (2007-05-01), You et al.
patent: 2007/0166896 (2007-07-01), You et al.
patent: 2007/0207600 (2007-09-01), You et al.
patent: 1 321 985 (2003-06-01), None
Quirk, “Semiconductor manufacturing technology”, 2001, Prentice-Hall., p. 75, Table 4.2.
Office Action in Chinese Application No. 2007100800492, dated Sep. 4, 2009, 12 pages.
Wolf, Stanley, Ph.D., “Silicon Processing For The VLSI Era,” vol. 3: The Submicron MOSFET, Lattice Press, Copyright 1995, 5 pages.
Authorized Officer Keun Yong Park, International Search Report for Application No. PCT/US2008/088439, dated Aug. 12, 2009, 11 pages.
Request for Ex Parte Reexamination and Order Granting Request for Ex Parte Reexamination, Control No. 90/011,100 (Re-examination of US Patent No. 7,671,411), 90 pages, Jul. 19, 2010.
Supplemental European Search Report, Application No. 08868218.2, dated Jun. 24, 2011, 4 pages.
Nehrer, W. et al., “The Optimization of LBC6 Power/Mixed-Signal IC BICMOS Process,” IEEE Bipolar/ICMOS Circuits and Technology Meeting, Sep. 30, 2001, pp. 192-195.
Versari, Roberto et al., “Experimental Study of Hot-Carrier Effects in LDMOS Transistors,” IEEE Transactions on Electron Devices, vol. 46, N. 6, Jun. 1999, pp. 1228-1233.
You Budong
Zuniga Marco A.
Dickey Thomas L
Fish & Richardson P.C.
Volterra Semiconductor Corporation
Yushin Nikolay
LandOfFree
Heavily doped region in double-diffused source MOSFET... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Heavily doped region in double-diffused source MOSFET..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Heavily doped region in double-diffused source MOSFET... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2758640