Harvard architecture microprocessor having a linear...

Details Harvard architecture microprocessor having a linear... Harvard architecture microprocessor having a linear...

2006-10-10

2006-10-10

Ellis, Kevin L. (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

Reexamination Certificate

active

07120760

ABSTRACT:
A microprocessor is connected to a first memory space through a first bus and to a second memory space through a second bus. The microprocessor includes a processing unit that includes a program bus and a data bus, and an interface unit connected, on one side, to the program bus and to the data bus and, on the other side, to the first and second buses. The interface includes a switching circuit for connecting the program bus and the data bus, respectively, to either the first bus or the second bus, in accordance with respective requests for accessing the program and data sent by the processing unit.

REFERENCES:
patent: 4592010 (1986-05-01), Wollscheid
patent: 5974528 (1999-10-01), Tsai et al.
patent: 6799157 (2004-09-01), Kudo et al.
Papamichalis et al., The TMS320C30 Floating-Point Digital Signal Processor, IEEE Micro, IEEE Inc. New York, US, vol. 8, No. 6 INDEX, Dec. 1, 1988, pp. 13-29, XP000118458.

Affiliated with

Also associated with

Rating

Harvard architecture microprocessor having a linear... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Harvard architecture microprocessor having a linear..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Harvard architecture microprocessor having a linear... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3681727