Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2004-08-20
2009-12-01
An, Meng-Ai (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S100000
Reexamination Certificate
active
07627869
ABSTRACT:
A computer-based software task management system includes an index register configured to store a data register pointer for pointing to a data register. A Task ID register is coupled to the index register and configured to store a Task ID keyed to the index register. A Task ID memory is coupled to the Task ID register and configured to store a flag indicating whether the Task ID is available. A state machine is coupled to the Task ID memory and configured to allocate Task IDs on an available basis using a task ID memory.
REFERENCES:
patent: 4123795 (1978-10-01), Dean et al.
patent: 4493020 (1985-01-01), Kim et al.
patent: 4542455 (1985-09-01), Demeure
patent: 4829425 (1989-05-01), Bain et al.
patent: 5414864 (1995-05-01), Koizumi
patent: 5434970 (1995-07-01), Schiffleger
patent: 5867417 (1999-02-01), Wallace et al.
patent: 6112273 (2000-08-01), Kau et al.
patent: 6233599 (2001-05-01), Nation et al.
patent: 6253273 (2001-06-01), Blumenau
patent: 6314486 (2001-11-01), Schulz et al.
patent: 6330612 (2001-12-01), Boonie et al.
patent: 6434034 (2002-08-01), Wallace et al.
patent: 6434642 (2002-08-01), Camilleri et al.
patent: 6628537 (2003-09-01), Wallace et al.
patent: 7246202 (2007-07-01), Morishita et al.
patent: 7376954 (2008-05-01), Kissell
patent: 7421694 (2008-09-01), Gosalia et al.
patent: 7424622 (2008-09-01), Hashimoto et al.
patent: 7444634 (2008-10-01), Jeyaram
patent: 2002/0078124 (2002-06-01), Baylor et al.
patent: 2003/0041036 (2003-02-01), Molinari et al.
patent: 2004/0139341 (2004-07-01), Yamaguchi et al.
Halstead et al. (“MASA: A multithreaded processor Architecture for parallel symbolic computing”, IEEE, 1988, pp. 443-451).
Mahon et al., “Hewlett-packard precision architecture: the processor”, Hwelett-packard journal, Aug. 1986, pp. 4-21.
Goff Lonnie
Logsdon Brian
Munguia Gabriel R.
An Meng-Ai
Arcos Caroline
NXP B.V.
LandOfFree
Hardware register access via task tag ID does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware register access via task tag ID, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware register access via task tag ID will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4142604