Hardware recovery in a multi-threaded architecture

Details Hardware recovery in a multi-threaded architecture Hardware recovery in a multi-threaded architecture

2008-05-13

2008-05-13

Le, Dieu-Minh (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S015000

Reexamination Certificate

active

10651523

ABSTRACT:
Log-based hardware recovery. A checkpointed state of a system includes both architectural register values and memory. The checkpoint consists of a copy of the architectural register file values at the time the checkpoint is generated. An ordered log of non-deterministic events is maintained so that the responses can be repeated to simulate a complete checkpoint for error recovery purposes. When a processor detects an error, the processor reloads the state from the last checkpoint and repeats the non-deterministic events from the log.

REFERENCES:
patent: 5938775 (1999-08-01), Damani et al.
patent: 6023772 (2000-02-01), Fleming
patent: 6052808 (2000-04-01), Wu et al.
patent: 6058491 (2000-05-01), Bossen et al.
patent: 6317821 (2001-11-01), Batten et al.
patent: 6326809 (2001-12-01), Gambles et al.
patent: 6519730 (2003-02-01), Ando et al.
patent: 6598122 (2003-07-01), Mukherjee et al.
patent: 2001/0034854 (2001-10-01), Mukherjee
Kasbekar, M. Narayanan, c. Das, C.R. ; Selective checkpointing and rollbacks in multi-threaded object-oriented environment; Dec. 1999; IEEE, ISSN: 0018-9529; vol. 48, Issue:4, pp. 325-337.
Shah, V. Bhattachaya, S. ; Fault propagation analysis based variable length checkpoint placement for fault-tolerant parallel and distributed systems; Aug. 13-15, 1997; IEEE, INSPEC Accession No. 5698225; pp. 612-615.
Haitham Akkary, Micheal A. Driscoll, “A Dynamic Multithreading Processor,” Proceedings of the 31st Annual International Symposium on Microarchitecture, Nov. 30-Dec. 2, 1998, pp. 1-11, Dallas, Texas, USA.
Seon Wook Kim, et al., “Reference Idempotency Analysis: A Framework for Optimizing Speculative Execution,” Proceedings of the SIGPLAN Symposium on Principals and Practice of Parallel Programming (PPoPP), Jun. 18-20, 2001, pp. 1-10, Snowbird, Utah, USA.
Deborah T. Marr, et al., “Hyper-Threading Technology Architecture and Microarchitecture,” Intel Technology Journal Q1, 2002, pp. 1-12.
Shubhendu S. Mukherjee, et al., “Detailed Design and Evaluation of Redundant Multithreading Alternatives,” 29th Annual International Symposium on Computer Architecture (ISCA), 2002, pp. 1-12.
Steven K. Reinhardt, Shubhendu S. Mukherjee, “Transient Fault Detection via Simultaneous Multithreading,” 27th Annual International Symposium on Computer Architecture, Jun. 2000, pp. 1-12.
Notice of Allowance for 10/651,388 (42P15453) mailed Aug. 16, 2007, 6 pgs.

Affiliated with

Also associated with

Rating

Hardware recovery in a multi-threaded architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware recovery in a multi-threaded architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware recovery in a multi-threaded architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3914571