Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-04-14
1999-11-02
Cabeca, John W.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711118, 711119, 711129, 711135, 711204, 711206, G06F 1208
Patent
active
059788887
ABSTRACT:
A method of providing programmable associativity in a cache used by a processor of a computer system is disclosed. A congruence class of a memory block is defined using a first mapping function, providing a first associativity level of the cache. A logic unit connected to the cache monitors cache misses as the cache uses the first associativity level, and selects other associativity levels based on the cache misses, using other mapping functions. The logic unit has incorporated therein means for selecting the other associativity levels based on a rate of the cache misses in a particular congruence class. The congruence class may be defined by associating the memory block with a particular set of cache blocks in the cache, based on a first portion of an address of the memory block, and the other mapping functions may be implemented by dividing the particular set into subsets and selecting a subset for the memory block based on a second portion of the address.
REFERENCES:
patent: 4488256 (1984-12-01), Zolnowsky et al.
patent: 4507729 (1985-03-01), Takahashi et al.
patent: 4713755 (1987-12-01), Worley, Jr. et al.
patent: 4797814 (1989-01-01), Brenza
patent: 5025366 (1991-06-01), Baror
patent: 5136691 (1992-08-01), Baror
patent: 5185878 (1993-02-01), Baror et al.
patent: 5187893 (1993-02-01), Knight
patent: 5297270 (1994-03-01), Olson
patent: 5367653 (1994-11-01), Coyle et al.
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5623627 (1997-04-01), Witt
patent: 5625793 (1997-04-01), Mirza
patent: 5737749 (1998-04-01), Patel et al.
patent: 5752069 (1998-05-01), Roberts et al.
patent: 5805855 (1998-09-01), Liu
patent: 5809526 (1998-09-01), Patel
patent: 5875464 (1999-02-01), Kirk
Arimilli Ravi Kumar
Clark Leo James
Dodson John Steven
Lewis Jerry Don
Bataille Pierre-Michel
Cabeca John W.
Dillon Andrew J.
Henkler Richard A.
International Business Machines - Corporation
LandOfFree
Hardware-managed programmable associativity caching mechanism mo does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware-managed programmable associativity caching mechanism mo, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware-managed programmable associativity caching mechanism mo will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2150724