Electrical computers and digital data processing systems: input/ – Input/output data processing – Direct memory accessing
Reexamination Certificate
2005-03-01
2005-03-01
Huynh, Kim (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Direct memory accessing
C710S005000, C710S052000, C710S053000, C710S054000, C714S001000, C714S006130, C707S793000
Reexamination Certificate
active
06862631
ABSTRACT:
A single host adapter hardware I/O control block contains information used to specify a transfer of data from a host system to a first target device and in addition information that specifies whether the data is to be mirrored, and if so, optionally identifies a second target device on which the data is to be mirrored. After transferring the single hardware I/O control block to the host adapter integrated circuit, the host adapter integrated circuit determines whether the hardware I/O control block specifies a mirrored transaction. If a mirrored transaction is specified, the host adapter integrated circuit generates a second hardware I/O control block for the second target device using the information in the first hardware I/O control block. When the execution of both hardware I/O control blocks is complete, the host adapter integrated circuit provides a single completion notification to the host system.
REFERENCES:
patent: 5155845 (1992-10-01), Beal et al.
patent: 5592648 (1997-01-01), Schultz et al.
patent: 5764903 (1998-06-01), Yu
patent: 5944800 (1999-08-01), Mattheis et al.
patent: 5974502 (1999-10-01), DeKoning et al.
patent: 5974506 (1999-10-01), Sicola et al.
patent: 5987566 (1999-11-01), Vishlitzky et al.
patent: 6044444 (2000-03-01), Ofek
patent: 6098119 (2000-08-01), Surugucchi et al.
patent: 6098129 (2000-08-01), Fukuzawa et al.
patent: 6269431 (2001-07-01), Dunham
patent: 6279078 (2001-08-01), Sicola et al.
patent: 6321308 (2001-11-01), Arnon et al.
patent: 6477591 (2002-11-01), VanderSpek
patent: 6496908 (2002-12-01), Kamvysselis et al.
patent: 6519687 (2003-02-01), Akagi
patent: 6530035 (2003-03-01), Bridge
patent: 6574709 (2003-06-01), Skazinski et al.
patent: 6581143 (2003-06-01), Gagne et al.
patent: 6587935 (2003-07-01), Ofek
patent: 6598134 (2003-07-01), Ofek et al.
patent: 6611896 (2003-08-01), Mason, Jr. et al.
patent: 20020103966 (2002-08-01), Wu et al.
patent: 20020103968 (2002-08-01), Grover
“Preliminary Amendment” for U.S. Patent Application entitled “A Hardware I/O Control Block Structure for Mirrored and Non-Mirrored Data Transfers,” of B. Arlen Young filed on Feb. 12, 2004 6 pages
Preliminary Amendment for U.S. Patent Application entitled “A Method for Configuring a Single Hardware I/O Control Block Architecture for Use with Both Mirrored and Non-Mirrored Data Transfers,” of B. Arlen Young filed on Feb. 12, 2004 6 pages.
Adaptec, Inc.
Gunnison Forrest
Gunnison McKay & Hodgson, L.L.P.
Huynh Kim
Nguyen Tanh
LandOfFree
Hardware I/O control block array for mirrored data transfers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware I/O control block array for mirrored data transfers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware I/O control block array for mirrored data transfers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3454273