Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-08-08
2010-02-23
Torres, Joseph D (Department: 2112)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S794000, C714S795000
Reexamination Certificate
active
07669109
ABSTRACT:
A low density parity check (LDPC) code for a belief propagation decoder circuit is disclosed. LDPC code is arranged as a macro matrix (H) representing block columns and block rows of a corresponding parity check matrix (Hpc). Each non-zero entry corresponds to a permutation matrix with a shift corresponding to the position of the permutation matrix entry in the macro matrix. The block columns are grouped, so that only one column in the group contributes to the parity check sum in a row. A parity check value estimate memory is arranged in banks logically connected in various data widths and depths. A parallel adder generates extrinsic estimates for generating new parity check value estimates that are forwarded to bit update circuits for updating of probability values. Parallelism, time-sequencing of ultrawide parity check rows, and pairing of circuitry to handle ultrawide code rows, are also disclosed.
REFERENCES:
patent: 5406570 (1995-04-01), Berrou et al.
patent: 5446747 (1995-08-01), Berrou et al.
patent: 5563897 (1996-10-01), Pyndiah et al.
patent: 5630156 (1997-05-01), Privat et al.
patent: 6023783 (2000-02-01), Divsalar et al.
patent: 6065147 (2000-05-01), Pyndiah et al.
patent: 6108388 (2000-08-01), Douillard et al.
patent: 6119264 (2000-09-01), Berrou et al.
patent: 6122763 (2000-09-01), Pyndiah et al.
patent: 6473010 (2002-10-01), Vityaev et al.
patent: 6539367 (2003-03-01), Blanksby et al.
patent: 6633856 (2003-10-01), Richardson et al.
patent: 6895547 (2005-05-01), Eleftheriou et al.
patent: 6938196 (2005-08-01), Richardson et al.
patent: 7139959 (2006-11-01), Hocevar
patent: 7178080 (2007-02-01), Hocevar
patent: 7181676 (2007-02-01), Hocevar
patent: 2003/0033575 (2003-02-01), Richardson et al.
patent: 2003/0043487 (2003-03-01), Morita et al.
patent: 2003/0065989 (2003-04-01), Yedida et al.
patent: 2003/0104788 (2003-06-01), Kim
Tanner et al. “A Class of Group-Structured LDPC Codes”, ISTCA-2001 Proceedings (Ambleside, England, 2001).
Richardson et al., “Design of Capacity-Approaching Irregular Low-Density Parity Check Codes”, Trans. on Information Theory, vol. 47, No. 2 (IEEE, Feb. 2001), pp. 619-637.
Zhang et al., “VLSI Implementation-Oriented (3,k)-Regular Low-Density Parity-Check Codes”, IEEE Workshop on Signal Processing Systems (Sep. 2001), pp. 25-36.
Boutillon et al., “Decoder-First Code Design”, Proc. Int'l Symp. on Turbo Codes and Related Topics (Brest, France, Sep. 2001).
Sridhara et al., “Low Density Parity Check Codes from Permutation Matrices”, 2001 Conference on Information Sciences and Systems (Johns Hopkins, Mar. 2001).
Chung et al., “Analysis of sum-product decoding of low-density parity-check codes using a Gaussian approximation”, Trans. Information Theory, vol. 47, No. 2 (IEEE, Feb. 2001), pp. 657-670.
Richardson et al., “Efficient Encoding of Low-Density Parity-Check Codes”, Trans. Information Theory, vol. 47, No. 2 (IEEE, Feb. 2001), pp. 638-656.
Mackay et al., “Comparison of Constructions of Irregular Gallager Codes”, Trans. on Communications, vol. 47, No. 10 (IEEE, 1999), pp. 1449-1454.
Brady W. James
Shaw Steven A.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Torres Joseph D
LandOfFree
Hardware-efficient low density parity check code for digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware-efficient low density parity check code for digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware-efficient low density parity check code for digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4163229