Hardware-based system for enabling data transfers between a CPU

Details Hardware-based system for enabling data transfers between a CPU Hardware-based system for enabling data transfers between a CPU

1997-11-20

2000-06-13

Palys, Joseph E.

Electrical computers and digital processing systems: support

Digital data processing system initialization or configuration

713100, 710104, G06F 900

Patent

active

060761601

ABSTRACT:
A hardware-based system for configuring a CPU and chip set logic of a computer system to allow data transfers on both the rising and falling edges of a bus clock signal. The CPU and chip set logic each include bus communication circuitry for transferring data, a storage unit, and a configuration circuit. The contents of the storage unit determine whether the respective bus communication circuitry transfers data on only one or on both clock edges. Initially, the bus communication circuits transfer data on only one clock edge. The configuration circuits of the CPU and chip set logic are connected by a single signal line and participate in a serial exchange of signals over the single signal line. The configuration circuits modify the contents of the respective storage units dependent upon an outcome of the serial exchange of signals. The configuration circuit of the CPU initiates the exchange of signals, transmitting a query signal. Upon receiving the query signal, the chip set logic configuration circuit transmits a response signal and modifies the contents of the chip set logic storage unit such that the chip set logic bus communication circuitry transfers data on both clock edges. Upon receiving the response signal from the chip set logic, the CPU configuration circuit modifies the contents of the CPU storage unit such that the CPU bus communication circuitry transfers data on both clock edges. As a result, data transfers on both clock edges are implemented within the computer system.

REFERENCES:
patent: 4539677 (1985-09-01), Lo
patent: 4964141 (1990-10-01), Matsushima et al.
patent: 4999769 (1991-03-01), Costes et al.
patent: 5181201 (1993-01-01), Schauss et al.
patent: 5245575 (1993-09-01), Sasaki et al.
patent: 5502678 (1996-03-01), McClure
patent: 5630146 (1997-05-01), Conary et al.
patent: 5745794 (1998-04-01), Poloniewicz et al.
patent: 5764966 (1997-06-01), Mote, Jr.
patent: 5826068 (1998-10-01), Gates
patent: 5875312 (1996-12-01), Walsh et al.
patent: 5987365 (1999-11-01), Okamoto

Affiliated with

Also associated with

Rating

Hardware-based system for enabling data transfers between a CPU does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Hardware-based system for enabling data transfers between a CPU , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware-based system for enabling data transfers between a CPU will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2079119