Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2007-12-07
2010-12-07
Phan, Raymond N (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S046000
Reexamination Certificate
active
07849251
ABSTRACT:
In some embodiments, an electronic apparatus comprises at least one memory module, and a universal serial bus (USB) host controller coupled to the memory, wherein the USB host controller implements hardware assisted idleness endpoint detection.
REFERENCES:
patent: 6085325 (2000-07-01), Jackson et al.
patent: 6119194 (2000-09-01), Miranda et al.
patent: 6311294 (2001-10-01), Larky et al.
patent: 6721815 (2004-04-01), Leete
patent: 6781905 (2004-08-01), Fujiwara
patent: 6898751 (2005-05-01), Aikawa et al.
patent: 6918000 (2005-07-01), Zolnowsky
patent: 7007110 (2006-02-01), Howard et al.
patent: 7281074 (2007-10-01), Diefenbaugh et al.
patent: 7409485 (2008-08-01), Sartin
patent: 7490255 (2009-02-01), Diefenbaugh et al.
patent: 7555578 (2009-06-01), Lim et al.
patent: 2005/0044286 (2005-02-01), Lim et al.
patent: 2009/0077277 (2009-03-01), Vidal et al.
Caven & Aghevli LLC
Intel Corporation
Phan Raymond N
LandOfFree
Hardware assisted endpoint idleness detection for USB host... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Hardware assisted endpoint idleness detection for USB host..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware assisted endpoint idleness detection for USB host... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4205168