Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral adapting
Patent
1998-06-15
2000-09-19
Kim, Kenneth S.
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral adapting
341100, G06F 1338
Patent
active
061226831
ABSTRACT:
A serial/parallel interface for interfacing the serial port of a microcontroller with parallel bus devices, and a protocol for communicating with the same. The interface operates to maximize through-put with minimum handshaking by incorporating logic within the interface itself to control data flow. A row/column count state machine in the interface accumulates serial clock pulses from the microcontroller and controls the latching of parallel output data. A read/write state machine accumulates addresses and controls the read/write operation in response to a command sent by the microcontroller in the serial data stream. The read/write state machine accumulates addresses in response to an interface clock derived from the serial clock from the microcontroller.
REFERENCES:
patent: H1472 (1995-08-01), Tran
patent: 4447804 (1984-05-01), Allen
patent: 4728930 (1988-03-01), Grote et al.
patent: 5005151 (1991-04-01), Kurkowski
patent: 5016011 (1991-05-01), Hartley et al.
patent: 5025257 (1991-06-01), Hartley et al.
patent: 5086388 (1992-02-01), Matoba et al.
patent: 5099481 (1992-03-01), Miller
patent: 5457786 (1995-10-01), Roush
patent: 5546393 (1996-08-01), Minc
patent: 5602780 (1997-02-01), Diem et al.
Ku Yi-Ming
Nguyen Thang Q.
Emile Volel
International Business Machines Corp.
Kim Kenneth S.
LandOfFree
Handshake minimizing serial-to-parallel interface with shift reg does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Handshake minimizing serial-to-parallel interface with shift reg, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Handshake minimizing serial-to-parallel interface with shift reg will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1083764