Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2005-10-25
2005-10-25
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S200000, C711S152000
Reexamination Certificate
active
06959351
ABSTRACT:
The present invention provides a data processing apparatus and method for handling a multi-access instruction of the type which specifies that an access request of a first type and an access request of a second type should be performed without any intervening accesses taking place. The data processing apparatus has a processor operable to execute instructions, and a first master logic unit and a second master logic unit operable to process access requests generated during execution of those instructions. The access requests specify accesses to a slave device, with the first master logic unit being operable to access the slave device via a first bus, and the second master logic unit being operable to access the slave device via a second bus. Routing logic is provided to determine, for each access request, which master logic unit is to process that access request, the first master logic unit being arranged to process access requests of the first type, and the second master logic unit being arranged to process access requests of the second type. The routing logic is arranged in the event of execution of the multi-access instruction to cause both the access request of the first type and the access request of the second type specified by the multi-access instruction to be processed by the first master logic unit. Further, the first master logic unit is arranged, when processing the access requests of the multi-access instruction, to issue a lock signal which is used to ensure that the first master logic unit is granted sole access to the slave device whilst the first master logic unit is processing the access requests of the first and second type. This approach enables the benefits of providing a separate master logic unit for accesses of the first type and a separate master logic unit for accesses of the second type to be realised, whilst enabling the above-described multi-access instruction to be executed in the desired manner, i.e. by ensuring that the access requests of the first and second type specified by the multi-access instruction are performed without any intervening accesses taking place.
REFERENCES:
patent: 5727172 (1998-03-01), Eifert et al.
patent: 6052763 (2000-04-01), Maruyama
patent: 6473849 (2002-10-01), Keller et al.
patent: 2003/0033507 (2003-02-01), McGrath
patent: 0366432 (1990-05-01), None
patent: WO 96/03697 (1996-02-01), None
patent: WO 01/35210 (2001-05-01), None
patent: WO 01/35210 (2001-05-01), None
Gwilt David John
Mathewson Bruce
ARM Limited
Dang Khanh
Nixon & Vanderhye P.C.
LandOfFree
Handling of a multi-access instruction in a data processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Handling of a multi-access instruction in a data processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Handling of a multi-access instruction in a data processing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3488149