Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
1999-12-28
2003-05-06
Peikari, B. James (Department: 2186)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S039000, C710S309000, C710S240000, C710S040000
Reexamination Certificate
active
06560667
ABSTRACT:
BACKGROUND
This invention relates to memory systems for parallel processors.
Parallel processing is an efficient form of information processing of concurrent events in a computing process. Parallel processing demands concurrent execution of many programs in a computer, in contrast to sequential processing. In the context of a parallel processor, parallelism involves doing more than one thing at the same time. Unlike a serial paradigm where all tasks are performed sequentially at a single station or a pipelined machine where tasks are performed at specialized stations, with parallel processing, a plurality of stations are provided with each capable of performing all tasks. That is, in general all or a plurality of the stations work simultaneously and independently on the same or common elements of a problem. Certain problems are suitable for solution by applying parallel processing.
Parallel processing can place constraints on memory systems particularly when different devices can write to or read from the same memory system.
SUMMARY
According to an aspect of the present invention, a controller for a random access memory includes control logic, including an arbiter that detects a status of outstanding memory references to select a memory reference from one of a plurality queues of memory references. The control logic is responsive to a memory reference chaining bit that when set allows for special handling of contiguous memory references.
REFERENCES:
patent: 5448702 (1995-09-01), Garcia et al.
patent: 5699537 (1997-12-01), Sharangpani et al.
patent: 5890208 (1999-03-01), Kwon
patent: 5940612 (1999-08-01), Brady et al.
patent: 6085294 (2000-07-01), Van Doren et al.
patent: 6092127 (2000-07-01), Tausheck
patent: 6160562 (2000-12-01), Chin et al.
patent: 6201807 (2001-03-01), Prasanna
Adiletta Matthew J.
Bernstein Debra
Wheeler William
Wolrich Gilbert
Fish & Richardson P.C.
Intel Corporation
Peikari B. James
LandOfFree
Handling contiguous memory references in a multi-queue system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Handling contiguous memory references in a multi-queue system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Handling contiguous memory references in a multi-queue system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3060549