Half tone image processing circuit with improved scale reduction

Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

358457, H04N 140

Patent

active

052434419

ABSTRACT:
A half tone image processing circuit in which samples of an image signal are compared with elements of a dither matrix to generate a binary image signal, and including a scale reduction circuit for canceling predetermined bits from the binary image signal to effect a reduction in size of an image produced in accordance with the binary image signal. A dither generation circuit sequentially outputs the dither elements in response to a clock signal. During scale reduction, the incrementing of the dither generation circuit is halted when samples are received that correspond to the bits to be canceled, so as to avoid picture quality degradation by maintaining continuity of the dither generation pattern.

REFERENCES:
patent: 4739415 (1988-04-01), Toyono et al.
patent: 4812915 (1989-03-01), Tada
patent: 4930022 (1990-05-01), Kubota
patent: 5001575 (1991-03-01), Nakahara

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Half tone image processing circuit with improved scale reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Half tone image processing circuit with improved scale reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Half tone image processing circuit with improved scale reduction will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-491928

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.