Electronic digital logic circuitry – Multifunctional or programmable – Sequential or with flip-flop
Patent
1996-06-19
1998-12-01
Hudspeth, David R.
Electronic digital logic circuitry
Multifunctional or programmable
Sequential or with flip-flop
326 93, 365221, H03K 1901
Patent
active
058444238
ABSTRACT:
The invention concerns an asynchronous state machine with a programmable tSKEW which may be used to generate a half-empty and half-full flags in a synchronous FIFO buffer. The present invention may reduce the delay associated in producing the half-full or half-empty flags from a typical eight gate delays, to as little as no gate delays. The reduction may be accomplished by using a first state machine which can make an internal flag go low, or active, and a second state machine which can make the internal flag go high, or inactive. The functioning of the first and second state machines may be controlled by a blocking logic. The output of each of the state machines may be stored in a latch. The output of the latch may be presented to an input of the blocking logic, which may be used by the blocking logic to control the activity of the state machines.
REFERENCES:
patent: 4802122 (1989-01-01), Auvinen et al.
patent: 4839866 (1989-06-01), Ward et al.
patent: 4847812 (1989-07-01), Lodhi
patent: 4875196 (1989-10-01), Spaderna et al.
patent: 4888739 (1989-12-01), Frederick et al.
patent: 4891788 (1990-01-01), Kreifels
patent: 5084837 (1992-01-01), Matsumoto et al.
patent: 5088061 (1992-02-01), Golnabi et al.
patent: 5228002 (1993-07-01), Huang
patent: 5262996 (1993-11-01), Shiue
patent: 5305253 (1994-04-01), Ward
patent: 5311475 (1994-05-01), Huang
patent: 5317756 (1994-05-01), Komatsu et al.
patent: 5367486 (1994-11-01), Mori et al.
patent: 5404332 (1995-04-01), Sato et al.
patent: 5406273 (1995-04-01), Nishida et al.
patent: 5406554 (1995-04-01), Parry
patent: 5426612 (1995-06-01), Ichige et al.
patent: 5467319 (1995-11-01), Nusinov et al.
patent: 5490257 (1996-02-01), Hoberman et al.
patent: 5495451 (1996-02-01), Cho
patent: 5506809 (1996-04-01), Csoppenszky et al.
patent: 5513318 (1996-04-01), van de Goor et al.
patent: 5521876 (1996-05-01), Hattori et al.
patent: 5546347 (1996-08-01), Ko et al.
patent: 5557575 (1996-09-01), Lee
patent: 5623449 (1997-04-01), Fischer et al.
patent: 5627797 (1997-05-01), Hawkins et al.
Hawkins Andrew L.
Narayana Pidugu L.
Cypress Semiconductor Corporation
Hudspeth David R.
LandOfFree
Half-full flag generator for synchronous FIFOs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Half-full flag generator for synchronous FIFOs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Half-full flag generator for synchronous FIFOs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2398519