Coded data generation or conversion – Analog to or from digital conversion – Analog to digital conversion
Patent
1991-11-18
1993-03-16
Williams, Howard L.
Coded data generation or conversion
Analog to or from digital conversion
Analog to digital conversion
H03M 114
Patent
active
051948664
ABSTRACT:
A resistor-string divided into plural sets of unit-resistors generates plural reference voltages for the upper bits, while each divided set generates plural reference voltages for the lower bits. A first and second differential input are generated in direct and inverse proportion to the analog input voltage. Differential comparators for the upper bits compare two differential voltages from between the two reference voltages and the first and second differential input votlages. Two of the divided sets are selected according to the upper bit digital value and one reference voltage from each selected set is switched to a differential comparator for the lower order bits. Lower order bit comparison is similar to the high order comparison described above. Final digital value is obtained by linking the upper and lower bits digital value.
REFERENCES:
patent: 4903028 (1990-02-01), Fukushima
patent: 5072220 (1991-12-01), Petsehacher et al.
patent: 5099240 (1992-03-01), Nakatani et al.
Imaizumi Eiki
Matsuura Tatsuji
Usui Kunihiko
Hitachi , Ltd.
Hitachi VLSI Engineering Corporation
Williams Howard L.
LandOfFree
Half-flash analog-to-digital converter using differential compar does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Half-flash analog-to-digital converter using differential compar, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Half-flash analog-to-digital converter using differential compar will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-353738