Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-10-16
2007-10-16
Chaudhari, Chandra (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257SE51005
Reexamination Certificate
active
11155062
ABSTRACT:
A semiconductor circuit for protecting an I/O pad against ESD events comprising a pMOS transistor (510) in a first n-well (511) having its source connected to Vdd and the first n-well, and its drain connected to the I/O pad; the transistor has a finger-shaped contact (513) to the first n-well, which touches source junction512c. Source512has further an ohmic (silicided) connection to contact513. A finger-shaped diode (520) with its cathode (521) is located in a second n-well and connected to the I/O pad, and its anode connected to ground. The anode is positioned between the cathode and the first n-well, whereby the finger-shaped anode and cathode are oriented approximately perpendicular to the finger-shaped transistor n-well contact. Further a third finger-shaped n-well (551) positioned between the first n-well and the diode, the third n-well connected to power (Vdd) and approximately perpendicular to the first n-well contact, acting as a guard wall (550).
Boselli Gianluca
Duvvury Charvaka
Kunz, Jr. John E.
Brady III W. James
Chaudhari Chandra
Farahani Dana
Garner Jacqueline J.
Telecky , Jr. Frederick J.
LandOfFree
Guardwall structures for ESD protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Guardwall structures for ESD protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Guardwall structures for ESD protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3892323