Metal treatment – Barrier layer stock material – p-n type
Patent
1990-04-04
1992-08-25
Kunemund, Robert
Metal treatment
Barrier layer stock material, p-n type
148DIG22, 148DIG72, 148DIG97, 148DIG110, 148 331, 148 332, 148 333, 148 334, 437976, H01L 2120
Patent
active
051415690
ABSTRACT:
`Unintentionally` doped P type GaAs is grown on silicon by a metal organic chemical vapor deposition process in which the molecular ratio of arsenic to gallium in the growth ambient is reduced to a value that is sufficiently low to cause the creation of donor (As) site vacancies in the grown GaAs layer, which become occupied by acceptor (carbon) atoms in the metal organic compound, thereby resulting in the formation of a buffer GaAs layer having a P type majority carrier characteristic. Preferably, the silicon substrate has its growth surface inclined from the [100] plane toward the [011] direction is initially subjected to an MOCVD process (e.g. trimethyl gallium, arsine chemical vapor deposition) at a reduced temperature (e.g. 425.degree. C.) and at atmospheric pressure, to form a thin (400 Angstroms) nucleation layer. During this growth step the Group V/Group III mole ratio (of arsenic to gallium) is maintained at an intermediate value. The temperature is then ramped to 630.degree. C. and gas content adjusted to reduce the V/III mole ratio to a value less than 5.0, so as to grow a buffer layer of GaAs is grown on the nucleation layer. Because the molecular ratio of arsenic to gallium in the metal organic/arsine ambient is at a substantially reduced value, the resulting GaAs buffer layer tends to be depleted of arsenic atoms at numerous crystal sites, which allows for the substitution of acceptor (carbon) atoms from the metal organic compound, so that the buffer GaAs layer is P type.
REFERENCES:
patent: 4127862 (1978-11-01), Ilegems et al.
patent: 4561916 (1985-12-01), Akiyama et al.
patent: 4588451 (1986-05-01), Vernon
patent: 4632710 (1986-12-01), Van Rees
patent: 4699688 (1987-10-01), Shastry
patent: 4872046 (1989-10-01), Morkoc et al.
patent: 4902643 (1990-02-01), Shimawaki
patent: 4904616 (1990-02-01), Bohling et al.
patent: 4935381 (1990-06-01), Speckman et al.
Lee et al., "Ion Implantation and Annealing Properties of . . . GaAs on Si", J. Vac. Sci. Techol., B5(3), May/Jun. 1987, pp. 827-830.
Duncan et al., ". . . Heteroepitaxial Gallium Arsenide on Silicon", J. Appl. Phys., 59(6), Mar. 15, 1986, pp. 2161-2164.
Ishida et al., ". . . Tensile Stress in GaAs Layers Grown on Si Substrates . . . ", Jpn. J. Appl. Phys., vol. 26, No. 5, May 1987, pp. 330-332.
Chand et al., ". . . Crystalline Quality of . . . GaAs on Si(100) by Rapid Thermal Annealing", Appl. Phys. Lett., 49(13), Sep. 29, 1986, pp. 815-817.
Feng Milton
Ito Chris R.
Kaliski Robert
McIntyre David
Ford Microelectronics
Kunemund Robert
LandOfFree
Growth of P type Group III-V compound semiconductor on Group IV does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Growth of P type Group III-V compound semiconductor on Group IV , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Growth of P type Group III-V compound semiconductor on Group IV will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-382227