Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent
1996-11-05
1998-10-06
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
438599, 438612, 438622, 438710, H01L 21443
Patent
active
058175776
ABSTRACT:
A method for eliminating the antenna effect in the manufacture of an integrated circuit in a silicon substrate, wherein there are contact pad areas at the periphery of the integrated circuit and interconnection lines connecting the contact pad areas with the integrated circuit. This is achieved by grounding the contact pad areas to the silicon substrate; processing in a plasma environment that would normally produce electrical charge build-up at the gate oxide of the integrated circuit, but wherein the grounded contact pad areas eliminates the charge build-up; and disabling the grounding of the contact pad areas to retrieve the functioning of the integrated circuit.
REFERENCES:
patent: 5434108 (1995-07-01), Ko et al.
S. M. Sze, VLSI Technology, Ch. 5, Reactive Plasma Etching pp. 184-189, Ch. 6, Dielectric and Polysilicon Film Deposition, pp. 235-238, Ch. 9, Metallization pp. 386-391, McGraw-and Polysilicon Hill International Editions, 1988 Singapore.
Bowers Jr. Charles L.
Nguyen T.
United Microelectronics Corp.
LandOfFree
Grounding method for eliminating process antenna effect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Grounding method for eliminating process antenna effect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Grounding method for eliminating process antenna effect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-76695